summaryrefslogtreecommitdiff
path: root/arch/mips/include/asm/octeon/cvmx-pko-defs.h
blob: 50e779cf1ad8b42f2b720618f1ef94a0b9b36383 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
/***********************license start***************
 * Author: Cavium Networks
 *
 * Contact: support@caviumnetworks.com
 * This file is part of the OCTEON SDK
 *
 * Copyright (c) 2003-2008 Cavium Networks
 *
 * This file is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, Version 2, as
 * published by the Free Software Foundation.
 *
 * This file is distributed in the hope that it will be useful, but
 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
 * NONINFRINGEMENT.  See the GNU General Public License for more
 * details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this file; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 * or visit http://www.gnu.org/licenses/.
 *
 * This file may also be available under a different license from Cavium.
 * Contact Cavium Networks for more information
 ***********************license end**************************************/

#ifndef __CVMX_PKO_DEFS_H__
#define __CVMX_PKO_DEFS_H__

#define CVMX_PKO_MEM_COUNT0 \
	 CVMX_ADD_IO_SEG(0x0001180050001080ull)
#define CVMX_PKO_MEM_COUNT1 \
	 CVMX_ADD_IO_SEG(0x0001180050001088ull)
#define CVMX_PKO_MEM_DEBUG0 \
	 CVMX_ADD_IO_SEG(0x0001180050001100ull)
#define CVMX_PKO_MEM_DEBUG1 \
	 CVMX_ADD_IO_SEG(0x0001180050001108ull)
#define CVMX_PKO_MEM_DEBUG10 \
	 CVMX_ADD_IO_SEG(0x0001180050001150ull)
#define CVMX_PKO_MEM_DEBUG11 \
	 CVMX_ADD_IO_SEG(0x0001180050001158ull)
#define CVMX_PKO_MEM_DEBUG12 \
	 CVMX_ADD_IO_SEG(0x0001180050001160ull)
#define CVMX_PKO_MEM_DEBUG13 \
	 CVMX_ADD_IO_SEG(0x0001180050001168ull)
#define CVMX_PKO_MEM_DEBUG14 \
	 CVMX_ADD_IO_SEG(0x0001180050001170ull)
#define CVMX_PKO_MEM_DEBUG2 \
	 CVMX_ADD_IO_SEG(0x0001180050001110ull)
#define CVMX_PKO_MEM_DEBUG3 \
	 CVMX_ADD_IO_SEG(0x0001180050001118ull)
#define CVMX_PKO_MEM_DEBUG4 \
	 CVMX_ADD_IO_SEG(0x0001180050001120ull)
#define CVMX_PKO_MEM_DEBUG5 \
	 CVMX_ADD_IO_SEG(0x0001180050001128ull)
#define CVMX_PKO_MEM_DEBUG6 \
	 CVMX_ADD_IO_SEG(0x0001180050001130ull)
#define CVMX_PKO_MEM_DEBUG7 \
	 CVMX_ADD_IO_SEG(0x0001180050001138ull)
#define CVMX_PKO_MEM_DEBUG8 \
	 CVMX_ADD_IO_SEG(0x0001180050001140ull)
#define CVMX_PKO_MEM_DEBUG9 \
	 CVMX_ADD_IO_SEG(0x0001180050001148ull)
#define CVMX_PKO_MEM_PORT_PTRS \
	 CVMX_ADD_IO_SEG(0x0001180050001010ull)
#define CVMX_PKO_MEM_PORT_QOS \
	 CVMX_ADD_IO_SEG(0x0001180050001018ull)
#define CVMX_PKO_MEM_PORT_RATE0 \
	 CVMX_ADD_IO_SEG(0x0001180050001020ull)
#define CVMX_PKO_MEM_PORT_RATE1 \
	 CVMX_ADD_IO_SEG(0x0001180050001028ull)
#define CVMX_PKO_MEM_QUEUE_PTRS \
	 CVMX_ADD_IO_SEG(0x0001180050001000ull)
#define CVMX_PKO_MEM_QUEUE_QOS \
	 CVMX_ADD_IO_SEG(0x0001180050001008ull)
#define CVMX_PKO_REG_BIST_RESULT \
	 CVMX_ADD_IO_SEG(0x0001180050000080ull)
#define CVMX_PKO_REG_CMD_BUF \
	 CVMX_ADD_IO_SEG(0x0001180050000010ull)
#define CVMX_PKO_REG_CRC_CTLX(offset) \
	 CVMX_ADD_IO_SEG(0x0001180050000028ull + (((offset) & 1) * 8))
#define CVMX_PKO_REG_CRC_ENABLE \
	 CVMX_ADD_IO_SEG(0x0001180050000020ull)
#define CVMX_PKO_REG_CRC_IVX(offset) \
	 CVMX_ADD_IO_SEG(0x0001180050000038ull + (((offset) & 1) * 8))
#define CVMX_PKO_REG_DEBUG0 \
	 CVMX_ADD_IO_SEG(0x0001180050000098ull)
#define CVMX_PKO_REG_DEBUG1 \
	 CVMX_ADD_IO_SEG(0x00011800500000A0ull)
#define CVMX_PKO_REG_DEBUG2 \
	 CVMX_ADD_IO_SEG(0x00011800500000A8ull)
#define CVMX_PKO_REG_DEBUG3 \
	 CVMX_ADD_IO_SEG(0x00011800500000B0ull)
#define CVMX_PKO_REG_ENGINE_INFLIGHT \
	 CVMX_ADD_IO_SEG(0x0001180050000050ull)
#define CVMX_PKO_REG_ENGINE_THRESH \
	 CVMX_ADD_IO_SEG(0x0001180050000058ull)
#define CVMX_PKO_REG_ERROR \
	 CVMX_ADD_IO_SEG(0x0001180050000088ull)
#define CVMX_PKO_REG_FLAGS \
	 CVMX_ADD_IO_SEG(0x0001180050000000ull)
#define CVMX_PKO_REG_GMX_PORT_MODE \
	 CVMX_ADD_IO_SEG(0x0001180050000018ull)
#define CVMX_PKO_REG_INT_MASK \
	 CVMX_ADD_IO_SEG(0x0001180050000090ull)
#define CVMX_PKO_REG_QUEUE_MODE \
	 CVMX_ADD_IO_SEG(0x0001180050000048ull)
#define CVMX_PKO_REG_QUEUE_PTRS1 \
	 CVMX_ADD_IO_SEG(0x0001180050000100ull)
#define CVMX_PKO_REG_READ_IDX \
	 CVMX_ADD_IO_SEG(0x0001180050000008ull)

union cvmx_pko_mem_count0 {
	uint64_t u64;
	struct cvmx_pko_mem_count0_s {
		uint64_t reserved_32_63:32;
		uint64_t count:32;
	} s;
	struct cvmx_pko_mem_count0_s cn30xx;
	struct cvmx_pko_mem_count0_s cn31xx;
	struct cvmx_pko_mem_count0_s cn38xx;
	struct cvmx_pko_mem_count0_s cn38xxp2;
	struct cvmx_pko_mem_count0_s cn50xx;
	struct cvmx_pko_mem_count0_s cn52xx;
	struct cvmx_pko_mem_count0_s cn52xxp1;
	struct cvmx_pko_mem_count0_s cn56xx;
	struct cvmx_pko_mem_count0_s cn56xxp1;
	struct cvmx_pko_mem_count0_s cn58xx;
	struct cvmx_pko_mem_count0_s cn58xxp1;
};

union cvmx_pko_mem_count1 {
	uint64_t u64;
	struct cvmx_pko_mem_count1_s {
		uint64_t reserved_48_63:16;
		uint64_t count:48;
	} s;
	struct cvmx_pko_mem_count1_s cn30xx;
	struct cvmx_pko_mem_count1_s cn31xx;
	struct cvmx_pko_mem_count1_s cn38xx;
	struct cvmx_pko_mem_count1_s cn38xxp2;
	struct cvmx_pko_mem_count1_s cn50xx;
	struct cvmx_pko_mem_count1_s cn52xx;
	struct cvmx_pko_mem_count1_s cn52xxp1;
	struct cvmx_pko_mem_count1_s cn56xx;
	struct cvmx_pko_mem_count1_s cn56xxp1;
	struct cvmx_pko_mem_count1_s cn58xx;
	struct cvmx_pko_mem_count1_s cn58xxp1;
};

union cvmx_pko_mem_debug0 {
	uint64_t u64;
	struct cvmx_pko_mem_debug0_s {
		uint64_t fau:28;
		uint64_t cmd:14;
		uint64_t segs:6;
		uint64_t size:16;
	} s;
	struct cvmx_pko_mem_debug0_s cn30xx;
	struct cvmx_pko_mem_debug0_s cn31xx;
	struct cvmx_pko_mem_debug0_s cn38xx;
	struct cvmx_pko_mem_debug0_s cn38xxp2;
	struct cvmx_pko_mem_debug0_s cn50xx;
	struct cvmx_pko_mem_debug0_s cn52xx;
	struct cvmx_pko_mem_debug0_s cn52xxp1;
	struct cvmx_pko_mem_debug0_s cn56xx;
	struct cvmx_pko_mem_debug0_s cn56xxp1;
	struct cvmx_pko_mem_debug0_s cn58xx;
	struct cvmx_pko_mem_debug0_s cn58xxp1;
};

union cvmx_pko_mem_debug1 {
	uint64_t u64;
	struct cvmx_pko_mem_debug1_s {
		uint64_t i:1;
		uint64_t back:4;
		uint64_t pool:3;
		uint64_t size:16;
		uint64_t ptr:40;
	} s;
	struct cvmx_pko_mem_debug1_s cn30xx;
	struct cvmx_pko_mem_debug1_s cn31xx;
	struct cvmx_pko_mem_debug1_s cn38xx;
	struct cvmx_pko_mem_debug1_s cn38xxp2;
	struct cvmx_pko_mem_debug1_s cn50xx;
	struct cvmx_pko_mem_debug1_s cn52xx;
	struct cvmx_pko_mem_debug1_s cn52xxp1;
	struct cvmx_pko_mem_debug1_s cn56xx;
	struct cvmx_pko_mem_debug1_s cn56xxp1;
	struct cvmx_pko_mem_debug1_s cn58xx;
	struct cvmx_pko_mem_debug1_s cn58xxp1;
};

union cvmx_pko_mem_debug10 {
	uint64_t u64;
	struct cvmx_pko_mem_debug10_s {
		uint64_t reserved_0_63:64;
	} s;
	struct cvmx_pko_mem_debug10_cn30xx {
		uint64_t fau:28;
		uint64_t cmd:14;
		uint64_t segs:6;
		uint64_t size:16;
	} cn30xx;
	struct cvmx_pko_mem_debug10_cn30xx cn31xx;
	struct cvmx_pko_mem_debug10_cn30xx cn38xx;
	struct cvmx_pko_mem_debug10_cn30xx cn38xxp2;
	struct cvmx_pko_mem_debug10_cn50xx {
		uint64_t reserved_49_63:15;
		uint64_t ptrs1:17;
		uint64_t reserved_17_31:15;
		uint64_t ptrs2:17;
	} cn50xx;
	struct cvmx_pko_mem_debug10_cn50xx cn52xx;
	struct cvmx_pko_mem_debug10_cn50xx cn52xxp1;
	struct cvmx_pko_mem_debug10_cn50xx cn56xx;
	struct cvmx_pko_mem_debug10_cn50xx cn56xxp1;
	struct cvmx_pko_mem_debug10_cn50xx cn58xx;
	struct cvmx_pko_mem_debug10_cn50xx cn58xxp1;
};

union cvmx_pko_mem_debug11 {
	uint64_t u64;
	struct cvmx_pko_mem_debug11_s {
		uint64_t i:1;
		uint64_t back:4;
		uint64_t pool:3;
		uint64_t size:16;
		uint64_t reserved_0_39:40;
	} s;
	struct cvmx_pko_mem_debug11_cn30xx {
		uint64_t i:1;
		uint64_t back:4;
		uint64_t pool:3;
		uint64_t size:16;
		uint64_t ptr:40;
	} cn30xx;
	struct cvmx_pko_mem_debug11_cn30xx cn31xx;
	struct cvmx_pko_mem_debug11_cn30xx cn38xx;
	struct cvmx_pko_mem_debug11_cn30xx cn38xxp2;
	struct cvmx_pko_mem_debug11_cn50xx {
		uint64_t reserved_23_63:41;
		uint64_t maj:1;
		uint64_t uid:3;
		uint64_t sop:1;
		uint64_t len:1;
		uint64_t chk:1;
		uint64_t cnt:13;
		uint64_t mod:3;
	} cn50xx;
	struct cvmx_pko_mem_debug11_cn50xx cn52xx;
	struct cvmx_pko_mem_debug11_cn50xx cn52xxp1;
	struct cvmx_pko_mem_debug11_cn50xx cn56xx;
	struct cvmx_pko_mem_debug11_cn50xx cn56xxp1;
	struct cvmx_pko_mem_debug11_cn50xx cn58xx;
	struct cvmx_pko_mem_debug11_cn50xx cn58xxp1;
};

union cvmx_pko_mem_debug12 {
	uint64_t u64;
	struct cvmx_pko_mem_debug12_s {
		uint64_t reserved_0_63:64;
	} s;
	struct cvmx_pko_mem_debug12_cn30xx {
		uint64_t data:64;
	} cn30xx;
	struct cvmx_pko_mem_debug12_cn30xx cn31xx;
	struct cvmx_pko_mem_debug12_cn30xx cn38xx;
	struct cvmx_pko_mem_debug12_cn30xx cn38xxp2;
	struct cvmx_pko_mem_debug12_cn50xx {
		uint64_t fau:28;
		uint64_t cmd:14;
		uint64_t segs:6;
		uint64_t size:16;
	} cn50xx;
	struct cvmx_pko_mem_debug12_cn50xx cn52xx;
	struct cvmx_pko_mem_debug12_cn50xx cn52xxp1;
	struct cvmx_pko_mem_debug12_cn50xx cn56xx;
	struct cvmx_pko_mem_debug12_cn50xx cn56xxp1;
	struct cvmx_pko_mem_debug12_cn50xx cn58xx;
	struct cvmx_pko_mem_debug12_cn50xx cn58xxp1;
};

union cvmx_pko_mem_debug13 {
	uint64_t u64;
	struct cvmx_pko_mem_debug13_s {
		uint64_t i:1;
		uint64_t back:4;
		uint64_t pool:3;
		uint64_t reserved_0_55:56;
	} s;
	struct cvmx_pko_mem_debug13_cn30xx {
		uint64_t reserved_51_63:13;
		uint64_t widx:17;
		uint64_t ridx2:17;
		uint64_t widx2:17;
	} cn30xx;
	struct cvmx_pko_mem_debug13_cn30xx cn31xx;
	struct cvmx_pko_mem_debug13_cn30xx cn38xx;
	struct cvmx_pko_mem_debug13_cn30xx cn38xxp2;
	struct cvmx_pko_mem_debug13_cn50xx {
		uint64_t i:1;
		uint64_t back:4;
		uint64_t pool:3;
		uint64_t size:16;
		uint64_t ptr:40;
	} cn50xx;
	struct cvmx_pko_mem_debug13_cn50xx cn52xx;
	struct cvmx_pko_mem_debug13_cn50xx cn52xxp1;
	struct cvmx_pko_mem_debug13_cn50xx cn56xx;
	struct cvmx_pko_mem_debug13_cn50xx cn56xxp1;
	struct cvmx_pko_mem_debug13_cn50xx cn58xx;
	struct cvmx_pko_mem_debug13_cn50xx cn58xxp1;
};

union cvmx_pko_mem_debug14 {
	uint64_t u64;
	struct cvmx_pko_mem_debug14_s {
		uint64_t reserved_0_63:64;
	} s;
	struct cvmx_pko_mem_debug14_cn30xx {
		uint64_t reserved_17_63:47;
		uint64_t ridx:17;
	} cn30xx;
	struct cvmx_pko_mem_debug14_cn30xx cn31xx;
	struct cvmx_pko_mem_debug14_cn30xx cn38xx;
	struct cvmx_pko_mem_debug14_cn30xx cn38xxp2;
	struct cvmx_pko_mem_debug14_cn52xx {
		uint64_t data:64;
	} cn52xx;
	struct cvmx_pko_mem_debug14_cn52xx cn52xxp1;
	struct cvmx_pko_mem_debug14_cn52xx cn56xx;
	struct cvmx_pko_mem_debug14_cn52xx cn56xxp1;
};

union cvmx_pko_mem_debug2 {
	uint64_t u64;
	struct cvmx_pko_mem_debug2_s {
		uint64_t i:1;
		uint64_t back:4;
		uint64_t pool:3;
		uint64_t size:16;
		uint64_t ptr:40;
	} s;
	struct cvmx_pko_mem_debug2_s cn30xx;
	struct cvmx_pko_mem_debug2_s cn31xx;
	struct cvmx_pko_mem_debug2_s cn38xx;
	struct cvmx_pko_mem_debug2_s cn38xxp2;
	struct cvmx_pko_mem_debug2_s cn50xx;
	struct cvmx_pko_mem_debug2_s cn52xx;
	struct cvmx_pko_mem_debug2_s cn52xxp1;
	struct cvmx_pko_mem_debug2_s cn56xx;
	struct cvmx_pko_mem_debug2_s cn56xxp1;
	struct cvmx_pko_mem_debug2_s cn58xx;
	struct cvmx_pko_mem_debug2_s cn58xxp1;
};

union cvmx_pko_mem_debug3 {
	uint64_t u64;
	struct cvmx_pko_mem_debug3_s {
		uint64_t reserved_0_63:64;
	} s;
	struct cvmx_pko_mem_debug3_cn30xx {
		uint64_t i:1;
		uint64_t back:4;
		uint64_t pool:3;
		uint64_t size:16;
		uint64_t ptr:40;
	} cn30xx;
	struct cvmx_pko_mem_debug3_cn30xx cn31xx;
	struct cvmx_pko_mem_debug3_cn30xx cn38xx;
	struct cvmx_pko_mem_debug3_cn30xx cn38xxp2;
	struct cvmx_pko_mem_debug3_cn50xx {
		uint64_t data:64;
	} cn50xx;
	struct cvmx_pko_mem_debug3_cn50xx cn52xx;
	struct cvmx_pko_mem_debug3_cn50xx cn52xxp1;
	struct cvmx_pko_mem_debug3_cn50xx cn56xx;
	struct cvmx_pko_mem_debug3_cn50xx cn56xxp1;
	struct cvmx_pko_mem_debug3_cn50xx cn58xx;
	struct cvmx_pko_mem_debug3_cn50xx cn58xxp1;
};

union cvmx_pko_mem_debug4 {
	uint64_t u64;
	struct cvmx_pko_mem_debug4_s {
		uint64_t reserved_0_63:64;
	} s;
	struct cvmx_pko_mem_debug4_cn30xx {
		uint64_t data:64;
	} cn30xx;
	struct cvmx_pko_mem_debug4_cn30xx cn31xx;
	struct cvmx_pko_mem_debug4_cn30xx cn38xx;
	struct cvmx_pko_mem_debug4_cn30xx cn38xxp2;
	struct cvmx_pko_mem_debug4_cn50xx {
		uint64_t cmnd_segs:3;
		uint64_t cmnd_siz:16;
		uint64_t cmnd_off:6;
		uint64_t uid:3;
		uint64_t dread_sop:1;
		uint64_t init_dwrite:1;
		uint64_t chk_once:1;
		uint64_t chk_mode:1;
		uint64_t active:1;
		uint64_t static_p:1;
		uint64_t qos:3;
		uint64_t qcb_ridx:5;
		uint64_t qid_off_max:4;
		uint64_t qid_off:4;
		uint64_t qid_base:8;
		uint64_t wait:1;
		uint64_t minor:2;
		uint64_t major:3;
	} cn50xx;
	struct cvmx_pko_mem_debug4_cn52xx {
		uint64_t curr_siz:8;
		uint64_t curr_off:16;
		uint64_t cmnd_segs:6;
		uint64_t cmnd_siz:16;
		uint64_t cmnd_off:6;
		uint64_t uid:2;
		uint64_t dread_sop:1;
		uint64_t init_dwrite:1;
		uint64_t chk_once:1;
		uint64_t chk_mode:1;
		uint64_t wait:1;
		uint64_t minor:2;
		uint64_t major:3;
	} cn52xx;
	struct cvmx_pko_mem_debug4_cn52xx cn52xxp1;
	struct cvmx_pko_mem_debug4_cn52xx cn56xx;
	struct cvmx_pko_mem_debug4_cn52xx cn56xxp1;
	struct cvmx_pko_mem_debug4_cn50xx cn58xx;
	struct cvmx_pko_mem_debug4_cn50xx cn58xxp1;
};

union cvmx_pko_mem_debug5 {
	uint64_t u64;
	struct cvmx_pko_mem_debug5_s {
		uint64_t reserved_0_63:64;
	} s;
	struct cvmx_pko_mem_debug5_cn30xx {
		uint64_t dwri_mod:1;
		uint64_t dwri_sop:1;
		uint64_t dwri_len:1;
		uint64_t dwri_cnt:13;
		uint64_t cmnd_siz:16;
		uint64_t uid:1;
		uint64_t xfer_wor:1;
		uint64_t xfer_dwr:1;
		uint64_t cbuf_fre:1;
		uint64_t reserved_27_27:1;
		uint64_t chk_mode:1;
		uint64_t active:1;
		uint64_t qos:3;
		uint64_t qcb_ridx:5;
		uint64_t qid_off:3;
		uint64_t qid_base:7;
		uint64_t wait:1;
		uint64_t minor:2;
		uint64_t major:4;
	} cn30xx;
	struct cvmx_pko_mem_debug5_cn30xx cn31xx;
	struct cvmx_pko_mem_debug5_cn30xx cn38xx;
	struct cvmx_pko_mem_debug5_cn30xx cn38xxp2;
	struct cvmx_pko_mem_debug5_cn50xx {
		uint64_t curr_ptr:29;
		uint64_t curr_siz:16;
		uint64_t curr_off:16;
		uint64_t cmnd_segs:3;
	} cn50xx;
	struct cvmx_pko_mem_debug5_cn52xx {
		uint64_t reserved_54_63:10;
		uint64_t nxt_inflt:6;
		uint64_t curr_ptr:40;
		uint64_t curr_siz:8;
	} cn52xx;
	struct cvmx_pko_mem_debug5_cn52xx cn52xxp1;
	struct cvmx_pko_mem_debug5_cn52xx cn56xx;
	struct cvmx_pko_mem_debug5_cn52xx cn56xxp1;
	struct cvmx_pko_mem_debug5_cn50xx cn58xx;
	struct cvmx_pko_mem_debug5_cn50xx cn58xxp1;
};

union cvmx_pko_mem_debug6 {
	uint64_t u64;
	struct cvmx_pko_mem_debug6_s {
		uint64_t reserved_37_63:27;
		uint64_t qid_offres:4;
		uint64_t qid_offths:4;
		uint64_t preempter:1;
		uint64_t preemptee:1;
		uint64_t preempted:1;
		uint64_t active:1;
		uint64_t statc:1;
		uint64_t qos:3;
		uint64_t qcb_ridx:5;
		uint64_t qid_offmax:4;
		uint64_t reserved_0_11:12;
	} s;
	struct cvmx_pko_mem_debug6_cn30xx {
		uint64_t reserved_11_63:53;
		uint64_t qid_offm:3;
		uint64_t static_p:1;
		uint64_t work_min:3;
		uint64_t dwri_chk:1;
		uint64_t dwri_uid:1;
		uint64_t dwri_mod:2;
	} cn30xx;
	struct cvmx_pko_mem_debug6_cn30xx cn31xx;
	struct cvmx_pko_mem_debug6_cn30xx cn38xx;
	struct cvmx_pko_mem_debug6_cn30xx cn38xxp2;
	struct cvmx_pko_mem_debug6_cn50xx {
		uint64_t reserved_11_63:53;
		uint64_t curr_ptr:11;
	} cn50xx;
	struct cvmx_pko_mem_debug6_cn52xx {
		uint64_t reserved_37_63:27;
		uint64_t qid_offres:4;
		uint64_t qid_offths:4;
		uint64_t preempter:1;
		uint64_t preemptee:1;
		uint64_t preempted:1;
		uint64_t active:1;
		uint64_t statc:1;
		uint64_t qos:3;
		uint64_t qcb_ridx:5;
		uint64_t qid_offmax:4;
		uint64_t qid_off:4;
		uint64_t qid_base:8;
	} cn52xx;
	struct cvmx_pko_mem_debug6_cn52xx cn52xxp1;
	struct cvmx_pko_mem_debug6_cn52xx cn56xx;
	struct cvmx_pko_mem_debug6_cn52xx cn56xxp1;
	struct cvmx_pko_mem_debug6_cn50xx cn58xx;
	struct cvmx_pko_mem_debug6_cn50xx cn58xxp1;
};

union cvmx_pko_mem_debug7 {
	uint64_t u64;
	struct cvmx_pko_mem_debug7_s {
		uint64_t qos:5;
		uint64_t tail:1;
		uint64_t reserved_0_57:58;
	} s;
	struct cvmx_pko_mem_debug7_cn30xx {
		uint64_t reserved_58_63:6;
		uint64_t dwb:9;
		uint64_t start:33;
		uint64_t size:16;
	} cn30xx;
	struct cvmx_pko_mem_debug7_cn30xx cn31xx;
	struct cvmx_pko_mem_debug7_cn30xx cn38xx;
	struct cvmx_pko_mem_debug7_cn30xx cn38xxp2;
	struct cvmx_pko_mem_debug7_cn50xx {
		uint64_t qos:5;
		uint64_t tail:1;
		uint64_t buf_siz:13;
		uint64_t buf_ptr:33;
		uint64_t qcb_widx:6;
		uint64_t qcb_ridx:6;
	} cn50xx;
	struct cvmx_pko_mem_debug7_cn50xx cn52xx;
	struct cvmx_pko_mem_debug7_cn50xx cn52xxp1;
	struct cvmx_pko_mem_debug7_cn50xx cn56xx;
	struct cvmx_pko_mem_debug7_cn50xx cn56xxp1;
	struct cvmx_pko_mem_debug7_cn50xx cn58xx;
	struct cvmx_pko_mem_debug7_cn50xx cn58xxp1;
};

union cvmx_pko_mem_debug8 {
	uint64_t u64;
	struct cvmx_pko_mem_debug8_s {
		uint64_t reserved_59_63:5;
		uint64_t tail:1;
		uint64_t buf_siz:13;
		uint64_t reserved_0_44:45;
	} s;
	struct cvmx_pko_mem_debug8_cn30xx {
		uint64_t qos:5;
		uint64_t tail:1;
		uint64_t buf_siz:13;
		uint64_t buf_ptr:33;
		uint64_t qcb_widx:6;
		uint64_t qcb_ridx:6;
	} cn30xx;
	struct cvmx_pko_mem_debug8_cn30xx cn31xx;
	struct cvmx_pko_mem_debug8_cn30xx cn38xx;
	struct cvmx_pko_mem_debug8_cn30xx cn38xxp2;
	struct cvmx_pko_mem_debug8_cn50xx {
		uint64_t reserved_28_63:36;
		uint64_t doorbell:20;
		uint64_t reserved_6_7:2;
		uint64_t static_p:1;
		uint64_t s_tail:1;
		uint64_t static_q:1;
		uint64_t qos:3;
	} cn50xx;
	struct cvmx_pko_mem_debug8_cn52xx {
		uint64_t reserved_29_63:35;
		uint64_t preempter:1;
		uint64_t doorbell:20;
		uint64_t reserved_7_7:1;
		uint64_t preemptee:1;
		uint64_t static_p:1;
		uint64_t s_tail:1;
		uint64_t static_q:1;
		uint64_t qos:3;
	} cn52xx;
	struct cvmx_pko_mem_debug8_cn52xx cn52xxp1;
	struct cvmx_pko_mem_debug8_cn52xx cn56xx;
	struct cvmx_pko_mem_debug8_cn52xx cn56xxp1;
	struct cvmx_pko_mem_debug8_cn50xx cn58xx;
	struct cvmx_pko_mem_debug8_cn50xx cn58xxp1;
};

union cvmx_pko_mem_debug9 {
	uint64_t u64;
	struct cvmx_pko_mem_debug9_s {
		uint64_t reserved_49_63:15;
		uint64_t ptrs0:17;
		uint64_t reserved_0_31:32;
	} s;
	struct cvmx_pko_mem_debug9_cn30xx {
		uint64_t reserved_28_63:36;
		uint64_t doorbell:20;
		uint64_t reserved_5_7:3;
		uint64_t s_tail:1;
		uint64_t static_q:1;
		uint64_t qos:3;
	} cn30xx;
	struct cvmx_pko_mem_debug9_cn30xx cn31xx;
	struct cvmx_pko_mem_debug9_cn38xx {
		uint64_t reserved_28_63:36;
		uint64_t doorbell:20;
		uint64_t reserved_6_7:2;
		uint64_t static_p:1;
		uint64_t s_tail:1;
		uint64_t static_q:1;
		uint64_t qos:3;
	} cn38xx;
	struct cvmx_pko_mem_debug9_cn38xx cn38xxp2;
	struct cvmx_pko_mem_debug9_cn50xx {
		uint64_t reserved_49_63:15;
		uint64_t ptrs0:17;
		uint64_t reserved_17_31:15;
		uint64_t ptrs3:17;
	} cn50xx;
	struct cvmx_pko_mem_debug9_cn50xx cn52xx;
	struct cvmx_pko_mem_debug9_cn50xx cn52xxp1;
	struct cvmx_pko_mem_debug9_cn50xx cn56xx;
	struct cvmx_pko_mem_debug9_cn50xx cn56xxp1;
	struct cvmx_pko_mem_debug9_cn50xx cn58xx;
	struct cvmx_pko_mem_debug9_cn50xx cn58xxp1;
};

union cvmx_pko_mem_port_ptrs {
	uint64_t u64;
	struct cvmx_pko_mem_port_ptrs_s {
		uint64_t reserved_62_63:2;
		uint64_t static_p:1;
		uint64_t qos_mask:8;
		uint64_t reserved_16_52:37;
		uint64_t bp_port:6;
		uint64_t eid:4;
		uint64_t pid:6;
	} s;
	struct cvmx_pko_mem_port_ptrs_s cn52xx;
	struct cvmx_pko_mem_port_ptrs_s cn52xxp1;
	struct cvmx_pko_mem_port_ptrs_s cn56xx;
	struct cvmx_pko_mem_port_ptrs_s cn56xxp1;
};

union cvmx_pko_mem_port_qos {
	uint64_t u64;
	struct cvmx_pko_mem_port_qos_s {
		uint64_t reserved_61_63:3;
		uint64_t qos_mask:8;
		uint64_t reserved_10_52:43;
		uint64_t eid:4;
		uint64_t pid:6;
	} s;
	struct cvmx_pko_mem_port_qos_s cn52xx;
	struct cvmx_pko_mem_port_qos_s cn52xxp1;
	struct cvmx_pko_mem_port_qos_s cn56xx;
	struct cvmx_pko_mem_port_qos_s cn56xxp1;
};

union cvmx_pko_mem_port_rate0 {
	uint64_t u64;
	struct cvmx_pko_mem_port_rate0_s {
		uint64_t reserved_51_63:13;
		uint64_t rate_word:19;
		uint64_t rate_pkt:24;
		uint64_t reserved_6_7:2;
		uint64_t pid:6;
	} s;
	struct cvmx_pko_mem_port_rate0_s cn52xx;
	struct cvmx_pko_mem_port_rate0_s cn52xxp1;
	struct cvmx_pko_mem_port_rate0_s cn56xx;
	struct cvmx_pko_mem_port_rate0_s cn56xxp1;
};

union cvmx_pko_mem_port_rate1 {
	uint64_t u64;
	struct cvmx_pko_mem_port_rate1_s {
		uint64_t reserved_32_63:32;
		uint64_t rate_lim:24;
		uint64_t reserved_6_7:2;
		uint64_t pid:6;
	} s;
	struct cvmx_pko_mem_port_rate1_s cn52xx;
	struct cvmx_pko_mem_port_rate1_s cn52xxp1;
	struct cvmx_pko_mem_port_rate1_s cn56xx;
	struct cvmx_pko_mem_port_rate1_s cn56xxp1;
};

union cvmx_pko_mem_queue_ptrs {
	uint64_t u64;
	struct cvmx_pko_mem_queue_ptrs_s {
		uint64_t s_tail:1;
		uint64_t static_p:1;
		uint64_t static_q:1;
		uint64_t qos_mask:8;
		uint64_t buf_ptr:36;
		uint64_t tail:1;
		uint64_t index:3;
		uint64_t port:6;
		uint64_t queue:7;
	} s;
	struct cvmx_pko_mem_queue_ptrs_s cn30xx;
	struct cvmx_pko_mem_queue_ptrs_s cn31xx;
	struct cvmx_pko_mem_queue_ptrs_s cn38xx;
	struct cvmx_pko_mem_queue_ptrs_s cn38xxp2;
	struct cvmx_pko_mem_queue_ptrs_s cn50xx;
	struct cvmx_pko_mem_queue_ptrs_s cn52xx;
	struct cvmx_pko_mem_queue_ptrs_s cn52xxp1;
	struct cvmx_pko_mem_queue_ptrs_s cn56xx;
	struct cvmx_pko_mem_queue_ptrs_s cn56xxp1;
	struct cvmx_pko_mem_queue_ptrs_s cn58xx;
	struct cvmx_pko_mem_queue_ptrs_s cn58xxp1;
};

union cvmx_pko_mem_queue_qos {
	uint64_t u64;
	struct cvmx_pko_mem_queue_qos_s {
		uint64_t reserved_61_63:3;
		uint64_t qos_mask:8;
		uint64_t reserved_13_52:40;
		uint64_t pid:6;
		uint64_t qid:7;
	} s;
	struct cvmx_pko_mem_queue_qos_s cn30xx;
	struct cvmx_pko_mem_queue_qos_s cn31xx;
	struct cvmx_pko_mem_queue_qos_s cn38xx;
	struct cvmx_pko_mem_queue_qos_s cn38xxp2;
	struct cvmx_pko_mem_queue_qos_s cn50xx;
	struct cvmx_pko_mem_queue_qos_s cn52xx;
	struct cvmx_pko_mem_queue_qos_s cn52xxp1;
	struct cvmx_pko_mem_queue_qos_s cn56xx;
	struct cvmx_pko_mem_queue_qos_s cn56xxp1;
	struct cvmx_pko_mem_queue_qos_s cn58xx;
	struct cvmx_pko_mem_queue_qos_s cn58xxp1;
};

union cvmx_pko_reg_bist_result {
	uint64_t u64;
	struct cvmx_pko_reg_bist_result_s {
		uint64_t reserved_0_63:64;
	} s;
	struct cvmx_pko_reg_bist_result_cn30xx {
		uint64_t reserved_27_63:37;
		uint64_t psb2:5;
		uint64_t count:1;
		uint64_t rif:1;
		uint64_t wif:1;
		uint64_t ncb:1;
		uint64_t out:1;
		uint64_t crc:1;
		uint64_t chk:1;
		uint64_t qsb:2;
		uint64_t qcb:2;
		uint64_t pdb:4;
		uint64_t psb:7;
	} cn30xx;
	struct cvmx_pko_reg_bist_result_cn30xx cn31xx;
	struct cvmx_pko_reg_bist_result_cn30xx cn38xx;
	struct cvmx_pko_reg_bist_result_cn30xx cn38xxp2;
	struct cvmx_pko_reg_bist_result_cn50xx {
		uint64_t reserved_33_63:31;
		uint64_t csr:1;
		uint64_t iob:1;
		uint64_t out_crc:1;
		uint64_t out_ctl:3;
		uint64_t out_sta:1;
		uint64_t out_wif:1;
		uint64_t prt_chk:3;
		uint64_t prt_nxt:1;
		uint64_t prt_psb:6;
		uint64_t ncb_inb:2;
		uint64_t prt_qcb:2;
		uint64_t prt_qsb:3;
		uint64_t dat_dat:4;
		uint64_t dat_ptr:4;
	} cn50xx;
	struct cvmx_pko_reg_bist_result_cn52xx {
		uint64_t reserved_35_63:29;
		uint64_t csr:1;
		uint64_t iob:1;
		uint64_t out_dat:1;
		uint64_t out_ctl:3;
		uint64_t out_sta:1;
		uint64_t out_wif:1;
		uint64_t prt_chk:3;
		uint64_t prt_nxt:1;
		uint64_t prt_psb:8;
		uint64_t ncb_inb:2;
		uint64_t prt_qcb:2;
		uint64_t prt_qsb:3;
		uint64_t prt_ctl:2;
		uint64_t dat_dat:2;
		uint64_t dat_ptr:4;
	} cn52xx;
	struct cvmx_pko_reg_bist_result_cn52xx cn52xxp1;
	struct cvmx_pko_reg_bist_result_cn52xx cn56xx;
	struct cvmx_pko_reg_bist_result_cn52xx cn56xxp1;
	struct cvmx_pko_reg_bist_result_cn50xx cn58xx;
	struct cvmx_pko_reg_bist_result_cn50xx cn58xxp1;
};

union cvmx_pko_reg_cmd_buf {
	uint64_t u64;
	struct cvmx_pko_reg_cmd_buf_s {
		uint64_t reserved_23_63:41;
		uint64_t pool:3;
		uint64_t reserved_13_19:7;
		uint64_t size:13;
	} s;
	struct cvmx_pko_reg_cmd_buf_s cn30xx;
	struct cvmx_pko_reg_cmd_buf_s cn31xx;
	struct cvmx_pko_reg_cmd_buf_s cn38xx;
	struct cvmx_pko_reg_cmd_buf_s cn38xxp2;
	struct cvmx_pko_reg_cmd_buf_s cn50xx;
	struct cvmx_pko_reg_cmd_buf_s cn52xx;
	struct cvmx_pko_reg_cmd_buf_s cn52xxp1;
	struct cvmx_pko_reg_cmd_buf_s cn56xx;
	struct cvmx_pko_reg_cmd_buf_s cn56xxp1;
	struct cvmx_pko_reg_cmd_buf_s cn58xx;
	struct cvmx_pko_reg_cmd_buf_s cn58xxp1;
};

union cvmx_pko_reg_crc_ctlx {
	uint64_t u64;
	struct cvmx_pko_reg_crc_ctlx_s {
		uint64_t reserved_2_63:62;
		uint64_t invres:1;
		uint64_t refin:1;
	} s;
	struct cvmx_pko_reg_crc_ctlx_s cn38xx;
	struct cvmx_pko_reg_crc_ctlx_s cn38xxp2;
	struct cvmx_pko_reg_crc_ctlx_s cn58xx;
	struct cvmx_pko_reg_crc_ctlx_s cn58xxp1;
};

union cvmx_pko_reg_crc_enable {
	uint64_t u64;
	struct cvmx_pko_reg_crc_enable_s {
		uint64_t reserved_32_63:32;
		uint64_t enable:32;
	} s;
	struct cvmx_pko_reg_crc_enable_s cn38xx;
	struct cvmx_pko_reg_crc_enable_s cn38xxp2;
	struct cvmx_pko_reg_crc_enable_s cn58xx;
	struct cvmx_pko_reg_crc_enable_s cn58xxp1;
};

union cvmx_pko_reg_crc_ivx {
	uint64_t u64;
	struct cvmx_pko_reg_crc_ivx_s {
		uint64_t reserved_32_63:32;
		uint64_t iv:32;
	} s;
	struct cvmx_pko_reg_crc_ivx_s cn38xx;
	struct cvmx_pko_reg_crc_ivx_s cn38xxp2;
	struct cvmx_pko_reg_crc_ivx_s cn58xx;
	struct cvmx_pko_reg_crc_ivx_s cn58xxp1;
};

union cvmx_pko_reg_debug0 {
	uint64_t u64;
	struct cvmx_pko_reg_debug0_s {
		uint64_t asserts:64;
	} s;
	struct cvmx_pko_reg_debug0_cn30xx {
		uint64_t reserved_17_63:47;
		uint64_t asserts:17;
	} cn30xx;
	struct cvmx_pko_reg_debug0_cn30xx cn31xx;
	struct cvmx_pko_reg_debug0_cn30xx cn38xx;
	struct cvmx_pko_reg_debug0_cn30xx cn38xxp2;
	struct cvmx_pko_reg_debug0_s cn50xx;
	struct cvmx_pko_reg_debug0_s cn52xx;
	struct cvmx_pko_reg_debug0_s cn52xxp1;
	struct cvmx_pko_reg_debug0_s cn56xx;
	struct cvmx_pko_reg_debug0_s cn56xxp1;
	struct cvmx_pko_reg_debug0_s cn58xx;
	struct cvmx_pko_reg_debug0_s cn58xxp1;
};

union cvmx_pko_reg_debug1 {
	uint64_t u64;
	struct cvmx_pko_reg_debug1_s {
		uint64_t asserts:64;
	} s;
	struct cvmx_pko_reg_debug1_s cn50xx;
	struct cvmx_pko_reg_debug1_s cn52xx;
	struct cvmx_pko_reg_debug1_s cn52xxp1;
	struct cvmx_pko_reg_debug1_s cn56xx;
	struct cvmx_pko_reg_debug1_s cn56xxp1;
	struct cvmx_pko_reg_debug1_s cn58xx;
	struct cvmx_pko_reg_debug1_s cn58xxp1;
};

union cvmx_pko_reg_debug2 {
	uint64_t u64;
	struct cvmx_pko_reg_debug2_s {
		uint64_t asserts:64;
	} s;
	struct cvmx_pko_reg_debug2_s cn50xx;
	struct cvmx_pko_reg_debug2_s cn52xx;
	struct cvmx_pko_reg_debug2_s cn52xxp1;
	struct cvmx_pko_reg_debug2_s cn56xx;
	struct cvmx_pko_reg_debug2_s cn56xxp1;
	struct cvmx_pko_reg_debug2_s cn58xx;
	struct cvmx_pko_reg_debug2_s cn58xxp1;
};

union cvmx_pko_reg_debug3 {
	uint64_t u64;
	struct cvmx_pko_reg_debug3_s {
		uint64_t asserts:64;
	} s;
	struct cvmx_pko_reg_debug3_s cn50xx;
	struct cvmx_pko_reg_debug3_s cn52xx;
	struct cvmx_pko_reg_debug3_s cn52xxp1;
	struct cvmx_pko_reg_debug3_s cn56xx;
	struct cvmx_pko_reg_debug3_s cn56xxp1;
	struct cvmx_pko_reg_debug3_s cn58xx;
	struct cvmx_pko_reg_debug3_s cn58xxp1;
};

union cvmx_pko_reg_engine_inflight {
	uint64_t u64;
	struct cvmx_pko_reg_engine_inflight_s {
		uint64_t reserved_40_63:24;
		uint64_t engine9:4;
		uint64_t engine8:4;
		uint64_t engine7:4;
		uint64_t engine6:4;
		uint64_t engine5:4;
		uint64_t engine4:4;
		uint64_t engine3:4;
		uint64_t engine2:4;
		uint64_t engine1:4;
		uint64_t engine0:4;
	} s;
	struct cvmx_pko_reg_engine_inflight_s cn52xx;
	struct cvmx_pko_reg_engine_inflight_s cn52xxp1;
	struct cvmx_pko_reg_engine_inflight_s cn56xx;
	struct cvmx_pko_reg_engine_inflight_s cn56xxp1;
};

union cvmx_pko_reg_engine_thresh {
	uint64_t u64;
	struct cvmx_pko_reg_engine_thresh_s {
		uint64_t reserved_10_63:54;
		uint64_t mask:10;
	} s;
	struct cvmx_pko_reg_engine_thresh_s cn52xx;
	struct cvmx_pko_reg_engine_thresh_s cn52xxp1;
	struct cvmx_pko_reg_engine_thresh_s cn56xx;
	struct cvmx_pko_reg_engine_thresh_s cn56xxp1;
};

union cvmx_pko_reg_error {
	uint64_t u64;
	struct cvmx_pko_reg_error_s {
		uint64_t reserved_3_63:61;
		uint64_t currzero:1;
		uint64_t doorbell:1;
		uint64_t parity:1;
	} s;
	struct cvmx_pko_reg_error_cn30xx {
		uint64_t reserved_2_63:62;
		uint64_t doorbell:1;
		uint64_t parity:1;
	} cn30xx;
	struct cvmx_pko_reg_error_cn30xx cn31xx;
	struct cvmx_pko_reg_error_cn30xx cn38xx;
	struct cvmx_pko_reg_error_cn30xx cn38xxp2;
	struct cvmx_pko_reg_error_s cn50xx;
	struct cvmx_pko_reg_error_s cn52xx;
	struct cvmx_pko_reg_error_s cn52xxp1;
	struct cvmx_pko_reg_error_s cn56xx;
	struct cvmx_pko_reg_error_s cn56xxp1;
	struct cvmx_pko_reg_error_s cn58xx;
	struct cvmx_pko_reg_error_s cn58xxp1;
};

union cvmx_pko_reg_flags {
	uint64_t u64;
	struct cvmx_pko_reg_flags_s {
		uint64_t reserved_4_63:60;
		uint64_t reset:1;
		uint64_t store_be:1;
		uint64_t ena_dwb:1;
		uint64_t ena_pko:1;
	} s;
	struct cvmx_pko_reg_flags_s cn30xx;
	struct cvmx_pko_reg_flags_s cn31xx;
	struct cvmx_pko_reg_flags_s cn38xx;
	struct cvmx_pko_reg_flags_s cn38xxp2;
	struct cvmx_pko_reg_flags_s cn50xx;
	struct cvmx_pko_reg_flags_s cn52xx;
	struct cvmx_pko_reg_flags_s cn52xxp1;
	struct cvmx_pko_reg_flags_s cn56xx;
	struct cvmx_pko_reg_flags_s cn56xxp1;
	struct cvmx_pko_reg_flags_s cn58xx;
	struct cvmx_pko_reg_flags_s cn58xxp1;
};

union cvmx_pko_reg_gmx_port_mode {
	uint64_t u64;
	struct cvmx_pko_reg_gmx_port_mode_s {
		uint64_t reserved_6_63:58;
		uint64_t mode1:3;
		uint64_t mode0:3;
	} s;
	struct cvmx_pko_reg_gmx_port_mode_s cn30xx;
	struct cvmx_pko_reg_gmx_port_mode_s cn31xx;
	struct cvmx_pko_reg_gmx_port_mode_s cn38xx;
	struct cvmx_pko_reg_gmx_port_mode_s cn38xxp2;
	struct cvmx_pko_reg_gmx_port_mode_s cn50xx;
	struct cvmx_pko_reg_gmx_port_mode_s cn52xx;
	struct cvmx_pko_reg_gmx_port_mode_s cn52xxp1;
	struct cvmx_pko_reg_gmx_port_mode_s cn56xx;
	struct cvmx_pko_reg_gmx_port_mode_s cn56xxp1;
	struct cvmx_pko_reg_gmx_port_mode_s cn58xx;
	struct cvmx_pko_reg_gmx_port_mode_s cn58xxp1;
};

union cvmx_pko_reg_int_mask {
	uint64_t u64;
	struct cvmx_pko_reg_int_mask_s {
		uint64_t reserved_3_63:61;
		uint64_t currzero:1;
		uint64_t doorbell:1;
		uint64_t parity:1;
	} s;
	struct cvmx_pko_reg_int_mask_cn30xx {
		uint64_t reserved_2_63:62;
		uint64_t doorbell:1;
		uint64_t parity:1;
	} cn30xx;
	struct cvmx_pko_reg_int_mask_cn30xx cn31xx;
	struct cvmx_pko_reg_int_mask_cn30xx cn38xx;
	struct cvmx_pko_reg_int_mask_cn30xx cn38xxp2;
	struct cvmx_pko_reg_int_mask_s cn50xx;
	struct cvmx_pko_reg_int_mask_s cn52xx;
	struct cvmx_pko_reg_int_mask_s cn52xxp1;
	struct cvmx_pko_reg_int_mask_s cn56xx;
	struct cvmx_pko_reg_int_mask_s cn56xxp1;
	struct cvmx_pko_reg_int_mask_s cn58xx;
	struct cvmx_pko_reg_int_mask_s cn58xxp1;
};

union cvmx_pko_reg_queue_mode {
	uint64_t u64;
	struct cvmx_pko_reg_queue_mode_s {
		uint64_t reserved_2_63:62;
		uint64_t mode:2;
	} s;
	struct cvmx_pko_reg_queue_mode_s cn30xx;
	struct cvmx_pko_reg_queue_mode_s cn31xx;
	struct cvmx_pko_reg_queue_mode_s cn38xx;
	struct cvmx_pko_reg_queue_mode_s cn38xxp2;
	struct cvmx_pko_reg_queue_mode_s cn50xx;
	struct cvmx_pko_reg_queue_mode_s cn52xx;
	struct cvmx_pko_reg_queue_mode_s cn52xxp1;
	struct cvmx_pko_reg_queue_mode_s cn56xx;
	struct cvmx_pko_reg_queue_mode_s cn56xxp1;
	struct cvmx_pko_reg_queue_mode_s cn58xx;
	struct cvmx_pko_reg_queue_mode_s cn58xxp1;
};

union cvmx_pko_reg_queue_ptrs1 {
	uint64_t u64;
	struct cvmx_pko_reg_queue_ptrs1_s {
		uint64_t reserved_2_63:62;
		uint64_t idx3:1;
		uint64_t qid7:1;
	} s;
	struct cvmx_pko_reg_queue_ptrs1_s cn50xx;
	struct cvmx_pko_reg_queue_ptrs1_s cn52xx;
	struct cvmx_pko_reg_queue_ptrs1_s cn52xxp1;
	struct cvmx_pko_reg_queue_ptrs1_s cn56xx;
	struct cvmx_pko_reg_queue_ptrs1_s cn56xxp1;
	struct cvmx_pko_reg_queue_ptrs1_s cn58xx;
	struct cvmx_pko_reg_queue_ptrs1_s cn58xxp1;
};

union cvmx_pko_reg_read_idx {
	uint64_t u64;
	struct cvmx_pko_reg_read_idx_s {
		uint64_t reserved_16_63:48;
		uint64_t inc:8;
		uint64_t index:8;
	} s;
	struct cvmx_pko_reg_read_idx_s cn30xx;
	struct cvmx_pko_reg_read_idx_s cn31xx;
	struct cvmx_pko_reg_read_idx_s cn38xx;
	struct cvmx_pko_reg_read_idx_s cn38xxp2;
	struct cvmx_pko_reg_read_idx_s cn50xx;
	struct cvmx_pko_reg_read_idx_s cn52xx;
	struct cvmx_pko_reg_read_idx_s cn52xxp1;
	struct cvmx_pko_reg_read_idx_s cn56xx;
	struct cvmx_pko_reg_read_idx_s cn56xxp1;
	struct cvmx_pko_reg_read_idx_s cn58xx;
	struct cvmx_pko_reg_read_idx_s cn58xxp1;
};

#endif