1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
|
/*
* Copyright (c) 2012-2015 Richard Braun.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*
* Atomic operations.
*
* Upstream site with license notes :
* http://git.sceen.net/rbraun/librbraun.git/
*/
#ifndef _X86_ATOMIC_H
#define _X86_ATOMIC_H
#define ATOMIC_ADD(ptr, delta) \
asm volatile("lock add %1, %0" \
: "+m" (*(ptr)) \
: "r" (delta))
#define ATOMIC_FETCHADD(ptr, oldval, delta) \
asm volatile("lock xadd %1, %0" \
: "+m" (*(ptr)), "=r" (oldval) \
: "1" (delta) \
: "memory")
#define ATOMIC_AND(ptr, bits) \
asm volatile("lock and %1, %0" \
: "+m" (*(ptr)) \
: "r" (bits))
#define ATOMIC_OR(ptr, bits) \
asm volatile("lock or %1, %0" \
: "+m" (*(ptr)) \
: "r" (bits))
/* The xchg instruction doesn't need a lock prefix */
#define ATOMIC_SWAP(ptr, oldval, newval) \
asm volatile("xchg %1, %0" \
: "+m" (*(ptr)), "=r" (oldval) \
: "1" (newval) \
: "memory")
#define ATOMIC_CAS(ptr, oldval, predicate, newval) \
asm volatile("lock cmpxchg %3, %0" \
: "+m" (*(ptr)), "=a" (oldval) \
: "1" (predicate), "r" (newval) \
: "memory")
static inline void
atomic_add_uint(volatile unsigned int *ptr, int delta)
{
ATOMIC_ADD(ptr, delta);
}
/*
* Implies a full memory barrier.
*/
static inline unsigned int
atomic_fetchadd_uint(volatile unsigned int *ptr, int delta)
{
unsigned int oldval;
ATOMIC_FETCHADD(ptr, oldval, delta);
return oldval;
}
static inline void
atomic_and_uint(volatile unsigned int *ptr, unsigned int bits)
{
ATOMIC_AND(ptr, bits);
}
static inline void
atomic_or_uint(volatile unsigned int *ptr, unsigned int bits)
{
ATOMIC_OR(ptr, bits);
}
/*
* Implies a full memory barrier.
*/
static inline unsigned int
atomic_swap_uint(volatile unsigned int *ptr, unsigned int newval)
{
unsigned int oldval;
ATOMIC_SWAP(ptr, oldval, newval);
return oldval;
}
/*
* Implies a full memory barrier.
*/
static inline unsigned int
atomic_cas_uint(volatile unsigned int *ptr, unsigned int predicate,
unsigned int newval)
{
unsigned int oldval;
ATOMIC_CAS(ptr, oldval, predicate, newval);
return oldval;
}
static inline void
atomic_add_ulong(volatile unsigned long *ptr, long delta)
{
ATOMIC_ADD(ptr, delta);
}
/*
* Implies a full memory barrier.
*/
static inline unsigned long
atomic_fetchadd_ulong(volatile unsigned long *ptr, long delta)
{
unsigned long oldval;
ATOMIC_FETCHADD(ptr, oldval, delta);
return oldval;
}
static inline void
atomic_and_ulong(volatile unsigned long *ptr, unsigned long bits)
{
ATOMIC_AND(ptr, bits);
}
static inline void
atomic_or_ulong(volatile unsigned long *ptr, unsigned long bits)
{
ATOMIC_OR(ptr, bits);
}
/*
* Implies a full memory barrier.
*/
static inline unsigned long
atomic_swap_ulong(volatile unsigned long *ptr, unsigned long newval)
{
unsigned long oldval;
ATOMIC_SWAP(ptr, oldval, newval);
return oldval;
}
/*
* Implies a full memory barrier.
*/
static inline unsigned long
atomic_cas_ulong(volatile unsigned long *ptr, unsigned long predicate,
unsigned long newval)
{
unsigned long oldval;
ATOMIC_CAS(ptr, oldval, predicate, newval);
return oldval;
}
#endif /* _X86_ATOMIC_H */
|
