summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_reg.h
AgeCommit message (Expand)Author
2023-06-10Merge drm/drm-next into drm-intel-nextJani Nikula
2023-06-09Merge tag 'drm-intel-gt-next-2023-06-08' of git://anongit.freedesktop.org/drm...Dave Airlie
2023-06-07drm/i915/mtl: Add support for PM DEMANDMika Kahola
2023-06-05drm/i915/huc: differentiate the 2 steps of the MTL HuC auth flowDaniele Ceraolo Spurio
2023-05-26drm/i915: Implement CTM property support for VLVVille Syrjälä
2023-05-24drm/i915/display: Make display responsible for probing its own IPMatt Roper
2023-05-17Merge drm/drm-next into drm-intel-nextRodrigo Vivi
2023-05-11drm/i915: Define more PS_CTRL bitsVille Syrjälä
2023-05-05drm/i915: Communicate display power demands to pcodeStanislav Lisovskiy
2023-05-04drm/i915: Use REG_BIT() & co. for pipe scaler registersVille Syrjälä
2023-05-04drm/i915: Define bitmasks for skl+ scaler window pos/sizeVille Syrjälä
2023-05-04drm/i915: s/PS_COEE_INDEX_AUTO_INC/PS_COEF_INDEX_AUTO_INC/Ville Syrjälä
2023-05-04drm/i915: Rename skl+ scaler binding bitsVille Syrjälä
2023-05-04drm/i915: Remove dead scaler register definesVille Syrjälä
2023-05-04drm/i915: Define bitmasks for ilk pfit window pos/sizeVille Syrjälä
2023-04-20drm/i915/psr: Define more PSR mask bitsVille Syrjälä
2023-04-20drm/i915: Clean up various display chicken registersVille Syrjälä
2023-04-20drm/i915: Fix up whitespace in some display chicken registersVille Syrjälä
2023-04-20drm/i915: Use REG_BIT() & co. for ilk+ pfit registersVille Syrjälä
2023-04-20drm/i915: Namespace pfit registers properlyVille Syrjälä
2023-04-20drm/i915: Use REG_BIT() & co for the pre-ilk pfit registersVille Syrjälä
2023-04-14drm/i915/display/mtl: Fill port width in DDI_BUF_/TRANS_DDI_FUNC_/PORT_BUF_CT...Ankit Nautiyal
2023-04-14drm/i915/mtl/display: Implement DisplayPort sequencesJosé Roberto de Souza
2023-04-14drm/i915/mtl: MTL PICA hotplug detectionMika Kahola
2023-04-14drm/i915/mtl: Add Support for C10 PHY message bus and pll programmingRadhakrishna Sripada
2023-04-14drm/i915/color: Fix typo for Plane CSC indexesChaitanya Kumar Borah
2023-04-13drm/i915/color: Fix typo for Plane CSC indexesChaitanya Kumar Borah
2023-04-12drm/i915/vrr: Make delayed vblank operational in VRR mode on adl/dg2Ville Syrjälä
2023-04-06Merge tag 'drm-intel-next-2023-04-06' of git://anongit.freedesktop.org/drm/dr...Daniel Vetter
2023-04-06Merge tag 'drm-intel-gt-next-2023-04-06' of git://anongit.freedesktop.org/drm...Daniel Vetter
2023-04-04drm/i915/psr: split out PSR regs to a separate fileJani Nikula
2023-04-04drm/i915/wm: split out SKL+ watermark regs to a separate fileJani Nikula
2023-03-31drm/i915: Define cursor chicken regVille Syrjälä
2023-03-31drm/i915: Document that PLANE_CHICKEN are for tgl+Ville Syrjälä
2023-03-30drm/i915/dsb: split out DSB regs to a separate fileJani Nikula
2023-03-30drm/i915/fdi: split out FDI regs to a separate fileJani Nikula
2023-03-30drm/i915/aux: split out DP AUX regs to a separate fileJani Nikula
2023-03-30drm/i915/tv: split out TV regs to a separate fileJani Nikula
2023-03-30drm/i915/pps: split out PPS regs to a separate fileJani Nikula
2023-03-28drm/i915/gsc: implement wa 14015076503Daniele Ceraolo Spurio
2023-03-28Merge drm/drm-next into drm-intel-nextRodrigo Vivi
2023-03-28drm/i915/ips: Add i915_ips_false_color debugfs fileVille Syrjälä
2023-03-27drm/i915/reg: use the correct register to access SAGV block timeVinod Govindapillai
2023-03-27drm/i915/reg: fix QGV points register access offsetsVinod Govindapillai
2023-03-25drm/i915: Move PLANE_BUG_CFG bit definitions to the correct placeVille Syrjälä
2023-03-24drm/i915/dpt: Add a modparam to disable DPT via the chicken bitVille Syrjälä
2023-03-24Merge tag 'drm-intel-next-2023-03-23' of git://anongit.freedesktop.org/drm/dr...Daniel Vetter
2023-03-24drm/i915: Add PLANE_CHICKEN registersVille Syrjälä
2023-03-22Merge tag 'drm-intel-gt-next-2023-03-16' of git://anongit.freedesktop.org/drm...Dave Airlie
2023-03-17drm/i915: Clean up skl+ plane alpha bitsVille Syrjälä
generated by cgit v1.2.3 (git 2.39.1) at 2025-08-01 21:22:45 +0000