summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_dpll.c
AgeCommit message (Expand)Author
2023-06-07drm/i915/dpll: drop unused but set variables bestn and bestm1Jani Nikula
2023-05-15drm/i915/display: add i915 parameter to I915_STATE_WARN()Jani Nikula
2023-04-28drm/i915/mtl: C20 port clock calculationMika Kahola
2023-04-14drm/i915/mtl: Add Support for C10 PHY message bus and pll programmingRadhakrishna Sripada
2023-01-18drm/i915: move chv_dpll_md and bxt_phy_grc to display sub-struct under stateJani Nikula
2022-11-11drm/i915: stop including i915_irq.h from i915_trace.hJani Nikula
2022-11-03drm/i915/dpio: un-inline the vlv phy/channel mapping functionsJani Nikula
2022-09-13drm/i915: Fix TV encoder clock computationVille Syrjälä
2022-09-08drm/i915: Feed the DPLL output freq back into crtc_stateVille Syrjälä
2022-09-08drm/i915: Reassign DPLLs only for crtcs going throug .compute_config()Ville Syrjälä
2022-09-08drm/i915: Do .crtc_compute_clock() earlierVille Syrjälä
2022-08-31drm/i915: move vbt to display.vbtJani Nikula
2022-08-29drm/i915: move dpll_funcs to display.funcsJani Nikula
2022-05-31drm/i915: Clean up DPLL related debugsVille Syrjälä
2022-05-31drm/i915: Split shared dpll .get_dplls() into compute and get phasesVille Syrjälä
2022-04-25drm/i915: Add crtc .crtc_get_shared_dpll()Ville Syrjälä
2022-04-25drm/i915: Split out dg2_crtc_compute_clock()Ville Syrjälä
2022-04-25drm/i915: Clear the dpll_hw_state when disabling a pipeVille Syrjälä
2022-04-25drm/i915: Move the dpll_hw_state clearing to intel_dpll_crtc_compute_clock()Ville Syrjälä
2022-04-25drm/i915: Move stuff into intel_dpll_crtc_compute_clock()Ville Syrjälä
2022-04-25drm/i915: Adjust .crtc_compute_clock() calling conventionVille Syrjälä
2022-04-25drm/i915: Make .get_dplls() return intVille Syrjälä
2022-03-10drm/i915: Populate bxt/glk DPLL clock limits a bit moreVille Syrjälä
2022-03-10drm/i915: Remove redundant/wrong commentsVille Syrjälä
2022-03-10drm/i915: Store the /5 target clock in struct dpll on vlv/chvVille Syrjälä
2022-03-02drm/i915: Use str_on_off()Lucas De Marchi
2022-02-09drm/i915/dpll: hide struct intel_dpll_funcsJani Nikula
2022-02-09drm/i915/dpll: add intel_dpll_crtc_compute_clock()Jani Nikula
2021-12-02drm/i915/crtc: rename intel_get_crtc_for_pipe() to intel_crtc_for_pipe()Jani Nikula
2021-10-14drm/i915: split out vlv sideband to a separate fileJani Nikula
2021-10-01drm/i915/dpll: move dpll modeset asserts to intel_dpll.cJani Nikula
2021-10-01drm/i915/pps: move pps (panel) modeset asserts to intel_pps.cJani Nikula
2021-09-29drm/i915: constify the dpll clock vtableDave Airlie
2021-09-29drm/i915: split the dpll clock compute out from display vtable.Dave Airlie
2021-09-15drm/i915: s/pipe/transcoder/ when dealing with PIPECONF/TRANSCONFVille Syrjälä
2021-09-15drm/i915: Flatten hsw_crtc_compute_clock()Ville Syrjälä
2021-08-25drm/i915: Fold i9xx_set_pll_dividers() into i9xx_enable_pll()Ville Syrjälä
2021-08-25drm/i915: Reuse ilk_needs_fb_cb_tune() for the reduced clock as wellVille Syrjälä
2021-08-25drm/i915: Call {vlv,chv}_prepare_pll() from {vlv,chv}_enable_pll()Ville Syrjälä
2021-08-25drm/i915: Program DPLL P1 dividers consistentlyVille Syrjälä
2021-08-25drm/i915: Remove the 'reg' local variableVille Syrjälä
2021-08-25drm/i915: Clean up variable names in old dpll functionsVille Syrjälä
2021-08-25drm/i915: Clean dpll calling conventionVille Syrjälä
2021-08-25drm/i915: Constify struct dpll all overVille Syrjälä
2021-08-25drm/i915: Extract ilk_update_pll_dividers()Ville Syrjälä
2021-08-25drm/i915: Set output_types to EDP for vlv/chv DPLL forcingVille Syrjälä
2021-07-29drm/i915/dg2: Add MPLLB programming for SNPS PHYMatt Roper
2021-05-05drm/i915: Don't include intel_de.h from intel_display_types.hVille Syrjälä
2021-04-14drm/i915/display: rename display version macrosLucas De Marchi
2021-04-14drm/i915/display: Eliminate IS_GEN9_{BC,LP}Matt Roper
generated by cgit v1.2.3 (git 2.39.1) at 2025-07-28 15:58:01 +0000