summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/dc/inc/hw_sequencer.h
AgeCommit message (Expand)Author
2023-08-30drm/amd/display: Add DCN35 HWSEQQingqing Zhuo
2023-08-30drm/amd/display: Write flip addr to scratch reg for subvpAlvin Lee
2023-06-15drm/amd/display: Include CSC updates in new fast update pathAlvin Lee
2023-06-09drm/amd/display: Refactor fast update to use new HWSS build sequenceAlvin Lee
2023-06-09drm/amd/display: Add visual confirm color support for MCLK switchLeo (Hanghong) Ma
2023-01-03drm/amd/display: Turn on phantom OTG before disabling phantom pipeAlvin Lee
2022-11-15drm/amd/display: Fix Subvp phantom pipe transitionAlvin Lee
2022-09-29drm/amd/display: Fix various dynamic ODM transitions on DCN32Dillon Varone
2022-09-29drm/amd/display: Remove interface for periodic interrupt 1Aric Cyr
2022-09-19drm/amd/display: rework recent update PHY state commitWenjing Liu
2022-09-13drm/amd/display: Update viewport position for phantom pipesAlvin Lee
2022-08-29drm/amd/display: Add visual confirm color support for SubVPLeo (Hanghong) Ma
2022-08-25drm/amd/display: Add interface to track PHY stateAlvin Lee
2022-07-05drm/amd/display: Add SubVP required codeAlvin Lee
2022-06-03drm/amd/display: Add dependant changes for DCN32/321Aurabindo Pillai
2021-12-14drm/amd/display: implement dc_mode_memclkMartin Leung
2021-09-14drm/amd/display: Add periodic detection when zstate is enabledEric Yang
2021-08-16drm/amd/display: Ensure DCN save after VM setupJake Wang
2021-06-22drm/amdgpu/display: fold DRM_AMD_DC_DCN3_1 into DRM_AMD_DC_DCNAlex Deucher
2021-06-08drm/amd/display: Add swizzle visual confirm modePo-Ting Chen
2021-06-08drm/amd/display: Refactor visual confirmWyatt Wood
2021-06-04drm/amd/display: Add DCN3.1 HWSEQNicholas Kazlauskas
2021-05-27Revert "drm/amd/display: Refactor and add visual confirm for HW Flip Queue"Qingqing Zhuo
2021-05-19drm/amd/display: Refactor and add visual confirm for HW Flip QueueWyatt Wood
2021-04-09drm/amd/display: Add function and debugfs to dump DCC_EN bitVictor Lu
2021-04-09drm/amd/display: Change input parameter for set_drrAlvin Lee
2021-02-22drm/amd/display: Synchronize displays with different timingsVladimir Stempen
2021-02-18drm/amd/display: Old sequence for HUBP blankAurabindo Pillai
2021-01-21drm/amd/display: Dynamic cursor cache size for MALL eligibility checkBhawanpreet Lakha
2021-01-13drm/amd/display: New sequence for HUBP blankWesley Chalmers
2021-01-13drm/amd/display: implement T12 complianceJun Lei
2021-01-05drm/amd/display: Update idle optimization handlingJoshua Aberback
2020-11-04drm/amdgpu: fold CONFIG_DRM_AMD_DC_DCN3* into CONFIG_DRM_AMD_DC_DCN (v3)Alex Deucher
2020-11-02drm/amd/display: Blank HUBP during pixel data blank for DCN30 v2Joshua Aberback
2020-10-26drm/amd/display: Update GSL state if leaving immediate flipAlvin Lee
2020-10-26drm/amd/display: Revert check for flip pending before locking pipesIsabel Zhang
2020-10-05drm/amd/display: Block ABM in case of eDP ODMYongqiang Sun
2020-10-05drm/amd/display: Force enable pstate on driver unloadJoshua Aberback
2020-10-05drm/amd/display: Check for flip pending before locking pipesAric Cyr
2020-09-29drm/amd/display: Revert check for flip pending before locking pipesAric Cyr
2020-09-22drm/amd/display: Check for flip pending before locking pipes.Taimur Hassan
2020-08-10drm/amd/display: Disconnect pipe separetely when disable pipe splitAlvin Lee
2020-08-10drm/amd/display: Revert regressionAlvin Lee
2020-08-04drm/amd/display: Separate pipe disconnect from rest of progrmamingAlvin Lee
2020-07-30drm/amd/display: Allow asic specific FSFT timing optimizationReza Amini
2020-07-14drm/amd/display: Power down hardware if set mode is not called before timeoutSung Lee
2020-07-01drm/amd/display: Add DCN3 HWSEQBhawanpreet Lakha
2020-05-28drm/amd/display: Implement some asic specific abm call backs.Yongqiang Sun
2020-05-21drm/amd/display: Defer cursor lock until after VUPDATENicholas Kazlauskas
2020-05-05drm/amd/display: Move panel_cntl specific register from abm to panel_cntl.Yongqiang Sun
generated by cgit v1.2.3 (git 2.39.1) at 2025-07-30 15:00:39 +0000