summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/dc/inc/hw/timing_generator.h
AgeCommit message (Expand)Author
2025-02-12drm/amd/display: log destination of vertical interruptJosip Pavic
2025-01-10drm/amd/display: Add support to configure CRC window on specific CRC instanceWayne Lin
2025-01-06drm/amd/display: Extend dc_stream_get_crc to support 2nd crc engineWayne Lin
2024-10-15drm/amd/display: Add 3DLUT FL HW bug workaroundIlya Bakoulin
2024-10-01drm/amd/display: Wait for all pending cleared before full updateAlvin Lee
2024-07-23drm/amd/display: Add P-State Keepout to dcn401 Global SyncDillon Varone
2024-06-27drm/amd/display: Wait for double buffer update on ODM changesAlvin Lee
2024-05-13drm/amd/display: Add left edge pixel for YCbCr422/420 + ODM pipe splitWenjing Liu
2024-04-30drm/amd/display: use even ODM slice width for two pixels per containerWenjing Liu
2024-03-20drm/amd/display: Support long vblank featureRobin Chen
2024-03-20drm/amd/display: Implement wait_for_odm_update_pending_completeWenjing Liu
2024-02-07drm/amd/display: Drop some unnecessary guardsRodrigo Siqueira
2023-08-30drm/amd/display: Add debugfs interface for ODM combine infoAurabindo Pillai
2023-03-07drm/amd/display: Rename DCN config to FPHarry Wentland
2023-02-08drm/amd/display: Do not commit pipe when updating DRRWesley Chalmers
2022-11-17drm/amd/display: fix the build when DRM_AMD_DC_DCN is not setAlex Deucher
2022-11-09drm/amd/display: Disable phantom OTG after enable for plane disableAlvin Lee
2022-10-27drm/amd/display: Add basic ODM descriptionRodrigo Siqueira
2022-10-06drm/amd/display: Remove OPTC lock checkRodrigo Siqueira
2022-08-16drm/amd/display: Add basic kernel doc to CRC code under DCRodrigo Siqueira
2022-07-29drm/amd/display: Fix a compilation failure on PowerPC caused by FPU codeRodrigo Siqueira
2022-06-03drm/amd/display: Add ODM seamless boot supportDuncan Ma
2022-06-03drm/amd/display: Add dependant changes for DCN32/321Aurabindo Pillai
2022-04-12drm/amd/display: Add odm seamless boot supportDuncan Ma
2022-01-25drm/amd/display: Drop DCN for DP2.x logicWenjing Liu
2021-11-22drm/amd/display: fixed the DSC power off sequence during Driver PnPYi-Ling Chen
2021-09-01drm/amd/display: Add DP 2.0 DCCGFangzhi Zuo
2021-06-22drm/amdgpu/display: fold DRM_AMD_DC_DCN3_1 into DRM_AMD_DC_DCNAlex Deucher
2021-06-08drm/amd/display: Return last used DRR VTOTAL from DCJayendran Ramani
2021-06-04drm/amd/display: Add DCN3.1 OPTCNicholas Kazlauskas
2021-02-22drm/amd/display: Synchronize displays with different timingsVladimir Stempen
2021-01-13drm/amd/display: enable HUBP blank behaviourBhawanpreet Lakha
2020-12-15drm/amd/display: delay fp2 programming until vactive before lockMartin Leung
2020-11-04drm/amdgpu: fold CONFIG_DRM_AMD_DC_DCN3* into CONFIG_DRM_AMD_DC_DCN (v3)Alex Deucher
2020-07-01drm/amd/display: Add DCN3 OPTCBhawanpreet Lakha
2020-04-22drm/amd/display: add optc get crc support for timings with ODM/DSCWenjing Liu
2020-01-16drm/amd/display: make PSR static screen entry within 30 msAnthony Koo
2019-11-13drm/amd/display: Drop CONFIG_DRM_AMD_DC_DCN2_0 and DSC_SUPPORTEDBhawanpreet Lakha
2019-10-10drm/amd/display: add more checks to validate seamless boot timingMartin Leung
2019-08-23drm/amd/display: Expose OTG_V_TOTAL_MID for HW DiagsBayan Zabihiyan
2019-08-22Revert "drm/amd/display: add global master update lock for DCN2"David Francis
2019-08-15drm/amd/display: Add enum for H-timing divider modeQingqing Zhuo
2019-08-15drm/amd/display: update optc odm interface for more than 2 oppsDmytro Laktyushkin
2019-06-22drm/amd/display: Fix ODM combine data formatIlya Bakoulin
2019-06-22drm/amd/display: add global master update lock for DCN2Wenjing Liu
2019-06-22drm/amd/display: isolate global double buffer lock programmingWenjing Liu
2019-06-22drm/amd/display: Ensure DRR triggers in BPEryk Brol
2019-06-22drm/amd/display: Add DSC support for Navi (v2)Harry Wentland
2019-06-21drm/amd/display: Add DCN2 OPTCHarry Wentland
2019-05-31drm/amd/display: Ensure DRR triggers in BPEryk Brol
generated by cgit v1.2.3 (git 2.39.1) at 2025-06-18 14:36:16 +0000