index
:
linux/linux-stable.git
linux-2.6.11.y
linux-2.6.12.y
linux-2.6.13.y
linux-2.6.14.y
linux-2.6.15.y
linux-2.6.16.y
linux-2.6.17.y
linux-2.6.18.y
linux-2.6.19.y
linux-2.6.20.y
linux-2.6.21.y
linux-2.6.22.y
linux-2.6.23.y
linux-2.6.24.y
linux-2.6.25.y
linux-2.6.26.y
linux-2.6.27.y
linux-2.6.28.y
linux-2.6.29.y
linux-2.6.30.y
linux-2.6.31.y
linux-2.6.32.y
linux-2.6.33.y
linux-2.6.34.y
linux-2.6.35.y
linux-2.6.36.y
linux-2.6.37.y
linux-2.6.38.y
linux-2.6.39.y
linux-3.0.y
linux-3.1.y
linux-3.10.y
linux-3.11.y
linux-3.12.y
linux-3.13.y
linux-3.14.y
linux-3.15.y
linux-3.16.y
linux-3.17.y
linux-3.18.y
linux-3.19.y
linux-3.2.y
linux-3.3.y
linux-3.4.y
linux-3.5.y
linux-3.6.y
linux-3.7.y
linux-3.8.y
linux-3.9.y
linux-4.0.y
linux-4.1.y
linux-4.10.y
linux-4.11.y
linux-4.12.y
linux-4.13.y
linux-4.14.y
linux-4.15.y
linux-4.16.y
linux-4.17.y
linux-4.18.y
linux-4.19.y
linux-4.2.y
linux-4.20.y
linux-4.3.y
linux-4.4.y
linux-4.5.y
linux-4.6.y
linux-4.7.y
linux-4.8.y
linux-4.9.y
linux-5.0.y
linux-5.1.y
linux-5.10.y
linux-5.11.y
linux-5.12.y
linux-5.13.y
linux-5.14.y
linux-5.15.y
linux-5.16.y
linux-5.17.y
linux-5.18.y
linux-5.19.y
linux-5.2.y
linux-5.3.y
linux-5.4.y
linux-5.5.y
linux-5.6.y
linux-5.7.y
linux-5.8.y
linux-5.9.y
linux-6.0.y
linux-6.1.y
linux-6.10.y
linux-6.11.y
linux-6.12.y
linux-6.13.y
linux-6.14.y
linux-6.15.y
linux-6.16.y
linux-6.2.y
linux-6.3.y
linux-6.4.y
linux-6.5.y
linux-6.6.y
linux-6.7.y
linux-6.8.y
linux-6.9.y
linux-rolling-lts
linux-rolling-stable
master
Linux kernel stable tree
kernel.org maintainers
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
renesas
Age
Commit message (
Expand
)
Author
2025-05-29
clk: renesas: rzg2l-cpg: Refactor Runtime PM clock validation
Lad Prabhakar
2025-04-20
clk: renesas: r9a07g043: Fix HP clock source for RZ/Five
Lad Prabhakar
2025-04-10
clk: renesas: r8a08g045: Check the source of the CPU PLL settings
Claudiu Beznea
2025-02-08
clk: renesas: cpg-mssr: Fix 'soc' node handling in cpg_mssr_reserved_init()
Javier Carrasco
2024-12-05
clk: renesas: rzg2l: Fix FOUTPOSTDIV clk
Biju Das
2024-09-21
clk: Switch back to struct platform_driver::remove()
Uwe Kleine-König
2024-09-21
Merge branches 'clk-assigned-rates', 'clk-renesas' and 'clk-scmi' into clk-next
Stephen Boyd
2024-09-02
clk: renesas: r9a09g057: Add clock and reset entries for GTM/RIIC/SDHI/WDT
Lad Prabhakar
2024-09-02
clk: renesas: rzv2h: Add support for dynamic switching divider clocks
Lad Prabhakar
2024-09-02
clk: renesas: r9a08g045: Add clocks, resets and power domains for USB
Claudiu Beznea
2024-08-20
clk: renesas: r8a779h0: Add CANFD clock
Cong Dang
2024-08-20
clk: renesas: Add RZ/V2H(P) CPG driver
Lad Prabhakar
2024-08-02
clk: Use of_property_present()
Rob Herring (Arm)
2024-08-02
clk: renesas: Add family-specific clock driver for RZ/V2H(P)
Lad Prabhakar
2024-08-02
clk: renesas: r8a779h0: Add PWM clock
Cong Dang
2024-07-30
clk: renesas: rcar-gen4: Remove unused default PLL2/3/4/6 configs
Geert Uytterhoeven
2024-07-30
clk: renesas: rcar-gen4: Remove unused fixed PLL clock types
Geert Uytterhoeven
2024-07-30
clk: renesas: rcar-gen4: Remove unused variable PLL2 clock type
Geert Uytterhoeven
2024-07-30
clk: renesas: r8a779h0: Model PLL1/2/3/4/6 as fractional PLLs
Geert Uytterhoeven
2024-07-30
clk: renesas: r8a779g0: Model PLL1/3/4/6 as fractional PLLs
Geert Uytterhoeven
2024-07-30
clk: renesas: r8a779f0: Model PLL1/2/3/6 as fractional PLLs
Geert Uytterhoeven
2024-07-30
clk: renesas: r8a779a0: Use defines for PLL control registers
Geert Uytterhoeven
2024-07-30
clk: renesas: rcar-gen4: Add support for fractional 9.24 PLLs
Geert Uytterhoeven
2024-07-30
clk: renesas: rcar-gen4: Add support for fixed variable PLLs
Geert Uytterhoeven
2024-07-30
clk: renesas: rcar-gen4: Add support for variable fractional PLLs
Geert Uytterhoeven
2024-07-30
clk: renesas: rcar-gen4: Add support for fractional multiplication
Geert Uytterhoeven
2024-07-30
clk: renesas: rcar-gen4: Use defines for common CPG registers
Geert Uytterhoeven
2024-07-30
clk: renesas: rcar-gen4: Use FIELD_GET()
Geert Uytterhoeven
2024-07-30
clk: renesas: rcar-gen4: Clarify custom PLL clock support
Geert Uytterhoeven
2024-07-30
clk: renesas: rcar-gen4: Removed unused SSMODE_* definitions
Geert Uytterhoeven
2024-07-30
clk: renesas: rzg2l-cpg: Refactor to use priv for clks and base in clock regi...
Lad Prabhakar
2024-07-30
clk: renesas: rzg2l-cpg: Use devres API to register clocks
Lad Prabhakar
2024-07-30
clk: renesas: r8a779h0: Initial clock descriptions should be __initconst
Geert Uytterhoeven
2024-07-30
clk: renesas: r8a779g0: cpg_pll_configs should be __initconst
Geert Uytterhoeven
2024-07-30
clk: renesas: r8a779f0: cpg_pll_configs should be __initconst
Geert Uytterhoeven
2024-07-30
clk: renesas: r8a779a0: cpg_pll_configs should be __initconst
Geert Uytterhoeven
2024-07-30
clk: renesas: r9a08g045: Add DMA clocks and resets
Claudiu Beznea
2024-07-30
clk: renesas: r9a07g043: Add LCDC clock and reset entries
Biju Das
2024-07-30
clk: renesas: r8a779h0: Add PCIe clock
Yoshihiro Shimoda
2024-06-27
clk: renesas: r9a08g045: Add clock, reset and power domain support for I2C
Claudiu Beznea
2024-06-27
clk: renesas: r8a779h0: Add Audio clocks
Kuninori Morimoto
2024-06-27
clk: renesas: r9a08g045: Add clock, reset and power domain support for the VB...
Claudiu Beznea
2024-06-24
clk: renesas: Drop "Renesas" from individual driver descriptions
Geert Uytterhoeven
2024-06-24
clk: renesas: r8a779h0: Fix PLL2/PLL4 multipliers in comments
Geert Uytterhoeven
2024-06-11
clk: renesas: r8a779h0: Add VIN clocks
Niklas Söderlund
2024-06-07
clk: renesas: rcar-gen2: Use DEFINE_SPINLOCK() for static spinlock
Geert Uytterhoeven
2024-06-07
clk: renesas: cpg-lib: Use DEFINE_SPINLOCK() for global spinlock
Geert Uytterhoeven
2024-06-07
clk: renesas: r8a77970: Use common cpg_lock
Geert Uytterhoeven
2024-06-03
clk: renesas: r8a779h0: Add CSI-2 clocks
Niklas Söderlund
2024-06-03
clk: renesas: r8a779h0: Add ISPCS clocks
Niklas Söderlund
[next]
