summaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Expand)Author
2025-03-09x86/boot/32: Temporarily map initrd for microcode loadingThomas Gleixner
2025-03-09x86/microcode: Provide CONFIG_MICROCODE_INITRD32Thomas Gleixner
2025-03-09x86/boot/32: Restructure mk_early_pgtbl_32()Thomas Gleixner
2025-03-09x86/boot/32: De-uglify the 2/3 level paging difference in mk_early_pgtbl_32()Thomas Gleixner
2025-03-09x86/boot: Use __pa_nodebug() in mk_early_pgtbl_32()Thomas Gleixner
2025-03-09x86/boot/32: Disable stackprotector and tracing for mk_early_pgtbl_32()Thomas Gleixner
2025-03-07x86/microcode/AMD: Fix a -Wsometimes-uninitialized clang false positiveBorislav Petkov (AMD)
2025-03-07x86/microcode/AMD: Load only SHA256-checksummed patchesBorislav Petkov (AMD)
2025-03-07x86/microcode/AMD: Add get_patch_level()Borislav Petkov (AMD)
2025-03-07x86/microcode/AMD: Get rid of the _load_microcode_amd() forward declarationBorislav Petkov (AMD)
2025-03-07x86/microcode/AMD: Merge early_apply_microcode() into its single callsiteBorislav Petkov (AMD)
2025-03-07x86/microcode/AMD: Have __apply_microcode_amd() return boolBorislav Petkov (AMD)
2025-03-07x86/microcode/AMD: Make __verify_patch_size() return boolNikolay Borisov
2025-03-07x86/microcode/AMD: Return bool from find_blobs_in_containers()Nikolay Borisov
2025-03-07x86/microcode/AMD: Flush patch buffer mapping after applicationBorislav Petkov (AMD)
2025-03-07x86/microcode/intel: Remove unnecessary cache writeback and invalidationChang S. Bae
2025-03-07x86/microcode/AMD: Split load_microcode_amd()Borislav Petkov (AMD)
2025-03-07x86/microcode/AMD: Pay attention to the stepping dynamicallyBorislav Petkov (AMD)
2025-03-07x86/microcode/AMD: Use the family,model,stepping encoded in the patch IDBorislav Petkov
2025-03-07x86/microcode/intel: Set new revision only after a successful updateBorislav Petkov (AMD)
2025-03-07x86/microcode: Rework early revisions reportingBorislav Petkov (AMD)
2025-03-07x86/microcode: Prepare for minimal revision checkThomas Gleixner
2025-03-07x86/microcode: Handle "offline" CPUs correctlyThomas Gleixner
2025-03-07x86/apic: Provide apic_force_nmi_on_cpu()Thomas Gleixner
2025-03-07x86/microcode: Protect against instrumentationThomas Gleixner
2025-03-07x86/microcode: Rendezvous and load in NMIThomas Gleixner
2025-03-07x86/microcode: Replace the all-in-one rendevous handlerThomas Gleixner
2025-03-07x86/microcode: Provide new control functionsThomas Gleixner
2025-03-07x86/microcode: Add per CPU control fieldThomas Gleixner
2025-03-07x86/microcode: Add per CPU result stateThomas Gleixner
2025-03-07x86/microcode: Sanitize __wait_for_cpus()Thomas Gleixner
2025-03-07x86/microcode: Clarify the late load logicThomas Gleixner
2025-03-07x86/microcode: Handle "nosmt" correctlyThomas Gleixner
2025-03-07x86/microcode: Clean up mc_cpu_down_prep()Thomas Gleixner
2025-03-07x86/microcode: Get rid of the schedule work indirectionThomas Gleixner
2025-03-07x86/microcode: Mop up early loading leftoversThomas Gleixner
2025-03-07x86/microcode/amd: Use cached microcode for AP loadThomas Gleixner
2025-03-07x86/microcode/amd: Cache builtin/initrd microcode earlyThomas Gleixner
2025-03-07x86/microcode/amd: Cache builtin microcode tooThomas Gleixner
2025-03-07x86/microcode/amd: Use correct per CPU ucode_cpu_infoThomas Gleixner
2025-03-07x86/microcode: Remove pointless apply() invocationThomas Gleixner
2025-03-07x86/microcode/intel: Rework intel_find_matching_signature()Thomas Gleixner
2025-03-07x86/microcode/intel: Reuse intel_cpu_collect_info()Thomas Gleixner
2025-03-07x86/microcode/intel: Rework intel_cpu_collect_info()Thomas Gleixner
2025-03-07x86/microcode/intel: Unify microcode apply() functionsThomas Gleixner
2025-03-07x86/microcode/intel: Switch to kvmalloc()Thomas Gleixner
2025-03-07x86/microcode/intel: Save the microcode only after a successful late-loadThomas Gleixner
2025-03-07x86/microcode/intel: Simplify early loadingThomas Gleixner
2025-03-07x86/microcode/intel: Cleanup code furtherThomas Gleixner
2025-03-07x86/microcode/intel: Simplify and rename generic_load_microcode()Thomas Gleixner