diff options
author | Nicholas Kazlauskas <nicholas.kazlauskas@amd.com> | 2025-02-19 09:56:53 -0500 |
---|---|---|
committer | Alex Deucher <alexander.deucher@amd.com> | 2025-03-05 10:40:56 -0500 |
commit | c707ea82c79dbd1d295ec94cc6529a5248c77757 (patch) | |
tree | 1deaf1460eff929e2fd1f1a3b6f47e0b55800fa9 /tools/perf/scripts/python/export-to-postgresql.py | |
parent | a2f72c0717ff2316b106436d8188a75e7886eed0 (diff) |
drm/amd/display: Ensure DMCUB idle before reset on DCN31/DCN35
[Why]
If we soft reset before halt finishes and there are outstanding
memory transactions then the memory interface may produce unexpected
results, such as out of order transactions when the firmware next runs.
These can manifest as random or unexpected load/store violations.
[How]
Increase the timeout before soft reset to ensure the DMCUB has quiesced.
This is effectively 1s maximum based on experimentation.
Use the enable bit check on DCN31 like we're doing on DCN35 and reorder
the reset writes to follow the HW programming guide.
Ensure we're reading SCRATCH7 instead of SCRATCH8 for the HALT code.
No current versions of DMCUB firmware use the SCRATCH8 boot bit to
dynamically switch where the HALT code goes to maintain backwards
compatibility with PSP.
Reviewed-by: Dillon Varone <dillon.varone@amd.com>
Signed-off-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>
Signed-off-by: Wayne Lin <wayne.lin@amd.com>
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions