diff options
| author | Conor Dooley <conor.dooley@microchip.com> | 2022-09-27 12:19:18 +0100 |
|---|---|---|
| committer | Conor Dooley <conor.dooley@microchip.com> | 2022-09-27 18:53:58 +0100 |
| commit | 6fc655ed4986f88b91e3f7b339222fc1c4ffba08 (patch) | |
| tree | 668c7e5e987664f384611fca3696de7007cb22c2 /tools/perf/scripts/python/call-graph-from-postgresql.py | |
| parent | 99d451a7db1624308bc9eb94b7befb3722f67b10 (diff) | |
riscv: dts: microchip: icicle: update pci address properties
For the v2022.09 reference design the PCI root port's data region has
been moved to FIC1 from FIC0. This is a shorter path, allowing for
higher clock rates and improved through-put. As a result, the address at
which the PCIe's data region appears to the core complex has changed.
The config region's address is unchanged.
As FIC0 is no longer used, its clock can be removed too.
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Diffstat (limited to 'tools/perf/scripts/python/call-graph-from-postgresql.py')
0 files changed, 0 insertions, 0 deletions