diff options
| author | Anand Moon <linux.amoon@gmail.com> | 2025-08-25 12:21:41 +0530 |
|---|---|---|
| committer | Neil Armstrong <neil.armstrong@linaro.org> | 2025-09-04 15:10:15 +0200 |
| commit | d7fc05da8ba28d22fb9bd79d9308f928fcb81c19 (patch) | |
| tree | 8ec94dc0165a0094f53f51f681a5f502c2597145 /rust/helpers/security.c | |
| parent | 59b4c260582a74e641c973d016725e5dca32f300 (diff) | |
arm64: dts: amlogic: Add cache information to the Amlogic GXBB and GXL SoC
As per S905 and S905X datasheet add missing cache information to
the Amlogic GXBB and GXL SoC.
- Each Cortex-A53 core has 32KB of L1 instruction cache available and
32KB of L1 data cache available.
- Along with 512KB Unified L2 cache.
Cache memory significantly reduces the time it takes for the CPU
to access data and instructions, leading to faster program execution
and overall system responsiveness.
Signed-off-by: Anand Moon <linux.amoon@gmail.com>
Link: https://lore.kernel.org/r/20250825065240.22577-2-linux.amoon@gmail.com
Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org>
Diffstat (limited to 'rust/helpers/security.c')
0 files changed, 0 insertions, 0 deletions