summaryrefslogtreecommitdiff
path: root/arch/riscv/include/asm/hwcap.h
diff options
context:
space:
mode:
authorInochi Amaoto <inochiama@gmail.com>2025-02-13 08:38:46 +0800
committerAlexandre Ghiti <alexghiti@rivosinc.com>2025-03-18 11:52:02 +0000
commite186c28dda11e8d6d829b08b9da2ec7c342edd78 (patch)
treea9a0a0f08ba265b0487997c75c6b542c5f8ddc3e /arch/riscv/include/asm/hwcap.h
parent35bc1883733c81ff307c9c73bd00191313e651af (diff)
riscv: add ISA extension parsing for bfloat16 ISA extension
Add parsing for Zfbmin, Zvfbfmin, Zvfbfwma ISA extension which were ratified in 4dc23d62 ("Added Chapter title to BF16") of the riscv-isa-manual. Signed-off-by: Inochi Amaoto <inochiama@gmail.com> Reviewed-by: Clément Léger <cleger@rivosinc.com> Link: https://lore.kernel.org/r/20250213003849.147358-3-inochiama@gmail.com Signed-off-by: Alexandre Ghiti <alexghiti@rivosinc.com>
Diffstat (limited to 'arch/riscv/include/asm/hwcap.h')
-rw-r--r--arch/riscv/include/asm/hwcap.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/arch/riscv/include/asm/hwcap.h b/arch/riscv/include/asm/hwcap.h
index 869da082252a4..14cc29f2a723c 100644
--- a/arch/riscv/include/asm/hwcap.h
+++ b/arch/riscv/include/asm/hwcap.h
@@ -100,6 +100,9 @@
#define RISCV_ISA_EXT_ZICCRSE 91
#define RISCV_ISA_EXT_SVADE 92
#define RISCV_ISA_EXT_SVADU 93
+#define RISCV_ISA_EXT_ZFBFMIN 94
+#define RISCV_ISA_EXT_ZVFBFMIN 95
+#define RISCV_ISA_EXT_ZVFBFWMA 96
#define RISCV_ISA_EXT_XLINUXENVCFG 127