summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/msm
AgeCommit message (Expand)Author
2023-06-01drm/msm: Use regular fbdev I/O helpersThomas Zimmermann
2023-05-25drm/msm/dp: add module parameter for PSRAbhinav Kumar
2023-05-25drm/msm: Set max segment size earlierRob Clark
2023-05-24drm/msm: Add memory stats to fdinfoRob Clark
2023-05-24drm/msm: Switch to fdinfo helperRob Clark
2023-05-23drm/msm: Use struct fb_info.screen_bufferThomas Zimmermann
2023-05-22drm/msm/dpu: move PINGPONG_NONE check to dpu_lm_init()Dmitry Baryshkov
2023-05-22drm/msm/dpu: use PINGPONG_NONE for LMs with no PP attachedDmitry Baryshkov
2023-05-22drm/msm/dpu: remove futile checks from dpu_rm_init()Dmitry Baryshkov
2023-05-22drm/msm/dpu: replace IS_ERR_OR_NULL with IS_ERR during DSC initDmitry Baryshkov
2023-05-22drm/msm/dpu: Set DPU_DATA_HCTL_EN for in INTF_SC7180_MASKKonrad Dybcio
2023-05-22drm/msm/dpu: access CSC/CSC10 registers directlyDmitry Baryshkov
2023-05-22drm/msm/dpu: access QSEED registers directlyDmitry Baryshkov
2023-05-22drm/msm/dpu: drop SSPP's SRC subblockDmitry Baryshkov
2023-05-22drm/msm/dpu: Remove intr_rdptr from DPU >= 5.0.0 pingpong configMarijn Suijten
2023-05-22drm/msm/dpu: Implement tearcheck support on INTF blockMarijn Suijten
2023-05-22drm/msm/dpu: Merge setup_- and enable_tearcheck pingpong callbacksMarijn Suijten
2023-05-22drm/msm/dpu: Add TEAR-READ-pointer interrupt to INTF blockMarijn Suijten
2023-05-22drm/msm/dpu: Describe TEAR interrupt registers for DSI interfacesMarijn Suijten
2023-05-22drm/msm/dpu: Factor out shared interrupt register in INTF_BLK macroMarijn Suijten
2023-05-22drm/msm/dpu: Move dpu_hw_{tear_check, pp_vsync_info} to dpu_hw_mdss.hKonrad Dybcio
2023-05-22drm/msm/dpu: Disable MDP vsync source selection on DPU 5.0.0 and aboveMarijn Suijten
2023-05-22drm/msm/dpu: Disable pingpong TE on DPU 5.0.0 and aboveMarijn Suijten
2023-05-22drm/msm/dpu: Move autorefresh disable from CMD encoder to pingpongMarijn Suijten
2023-05-22drm/msm/dpu: Drop unused poll_timeout_wr_ptr PINGPONG callbackMarijn Suijten
2023-05-22drm/msm/dpu: Take INTF index as parameter in interrupt register definesMarijn Suijten
2023-05-22drm/msm/dpu: Sort INTF registers numericallyMarijn Suijten
2023-05-22drm/msm/dpu: Remove extraneous register define indentationMarijn Suijten
2023-05-22drm/msm/dpu: Use V4.0 PCC DSPP sub-block in SC7[12]80Marijn Suijten
2023-05-22drm/msm/dpu: add writeback support for sc7280Abhinav Kumar
2023-05-22drm/msm/dpu: drop unused SSPP sub-block informationDmitry Baryshkov
2023-05-22drm/msm/dpu: drop DSPP_MSM8998_MASK from hw catalogAbhinav Kumar
2023-05-22drm/msm/dpu: remove GC and IGC related code from dpu catalogAbhinav Kumar
2023-05-22drm/msm/dpu: remove DPU_DSPP_IGC handling in dspp flushAbhinav Kumar
2023-05-22drm/msm/dpu: remove DPU_DSPP_GC handling in dspp flushAbhinav Kumar
2023-05-22drm/msm/dpu: Pass catalog pointers in RM to replace for-loop ID lookupsMarijn Suijten
2023-05-22drm/msm/dpu: Drop unused members from HW structsMarijn Suijten
2023-05-22drm/msm/dpu: stop mapping the regdma regionDmitry Baryshkov
2023-05-22drm/msm/dpu: drop the regdma configurationDmitry Baryshkov
2023-05-22drm/msm/dpu: set max cursor width to 512x512Arnaud Vrac
2023-05-22drm/msm/dpu: fix cursor block register bit offset in msm8998 hw catalogArnaud Vrac
2023-05-22drm/msm/dpu: use hsync/vsync polarity set by the encoderArnaud Vrac
2023-05-22drm/msm/dpu: add HDMI output supportDmitry Baryshkov
2023-05-21drm/msm/dsi: don't allow enabling 14nm VCO with unprogrammed rateDmitry Baryshkov
2023-05-21drm/msm/dsi: More properly handle errors in regards to dsi_mgr_bridge_power_on()Douglas Anderson
2023-05-21drm/msm/dsi: Stop unconditionally powering up DSI hosts at modesetDouglas Anderson
2023-05-19drm/msm/dpu: simplify intf allocation codeDmitry Baryshkov
2023-05-19drm/msm/dpu: use CTL_SC7280_MASK for sm8450's ctl_0Dmitry Baryshkov
2023-05-19drm/msm/dpu: enable DSPP and DSC on sc8180xDmitry Baryshkov
2023-05-19drm/msm/dpu: enable DSPP_2/3 for LM_2/3 on sm8450Dmitry Baryshkov
generated by cgit v1.2.3 (git 2.39.1) at 2025-07-30 14:37:12 +0000