summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2021-02-22drm/i915/display: Remove some redundancy around CAN_PSR()José Roberto de Souza
2021-02-22drm/i915/display: Only write to register in intel_psr2_program_trans_man_trk_...José Roberto de Souza
2021-02-22drm/i915/display: Rename for_each_intel_encoder.*_can_psr to for_each_intel_e...José Roberto de Souza
2021-02-22drm/i915/display: Allow PSR2 selective fetch to be enabled at run-timeJosé Roberto de Souza
2021-02-20drm/i915/vbt: update DP max link rate tableLee Shawn C
2021-02-18drm/i915: Wait for scanout to stop when sanitizing planesVille Syrjälä
2021-02-18drm/i915: Nuke INTEL_OUTPUT_FORMAT_INVALIDVille Syrjälä
2021-02-17drm/i915: Remove dead code from skl_pipe_wm_get_hw_state()José Roberto de Souza
2021-02-17drm/i915: Enable -WuninitializedNathan Chancellor
2021-02-16drm/i915: s/dev_priv/i915/ for the remainder of DDI clock routingVille Syrjälä
2021-02-16drm/i915: Relocate icl_sanitize_encoder_pll_mapping()Ville Syrjälä
2021-02-16drm/i915: Use .disable_clock() for pll sanitationVille Syrjälä
2021-02-16drm/i915: Split adl-s/rkl from icl_ddi_combo_{enable,disable}_clock()Ville Syrjälä
2021-02-16drm/i915: Extract _cnl_ddi_{enable,disable}_clock()Ville Syrjälä
2021-02-16drm/i915: Sprinkle WARN(!pll) into icl/dg1 .clock_enable()Ville Syrjälä
2021-02-16drm/i915: Sprinkle a few missing locks around shared DDI clock registersVille Syrjälä
2021-02-16drm/i915: Use intel_de_rmw() for DDI clock routingVille Syrjälä
2021-02-16drm/i915: Extract icl+ .{enable,disable}_clock() vfuncsVille Syrjälä
2021-02-16drm/i915: Convert DG1 over to .{enable,disable}_clock()Ville Syrjälä
2021-02-16drm/i195: Extract cnl_ddi_{enable,disable}_clock()Ville Syrjälä
2021-02-16drm/i915: Extract skl_ddi_{enable,disable}_clock()Ville Syrjälä
2021-02-16drm/i915: Extract hsw_ddi_{enable,disable}_clock()Ville Syrjälä
2021-02-16drm/i915: Introduce .{enable,disable}_clock() encoder vfuncsVille Syrjälä
2021-02-16drm/i915: Use intel_ddi_clk_select() for FDIVille Syrjälä
2021-02-13drm/i915: move intel_init_audio_hooks inside displayLucas De Marchi
2021-02-13drm/i915/display: move register functions to display/Lucas De Marchi
2021-02-13drm/i915: group display-related register callsLucas De Marchi
2021-02-13drm/i915: stop registering if drm_dev_register() failsLucas De Marchi
2021-02-12drm/i915: Try to detect sudden loss of MMIO accessMatt Roper
2021-02-12drm/i915: FPGA_DBG is display-specificMatt Roper
2021-02-12drm/i915/gen9_bc: Add W/A for missing STRAP config on TGP PCH + CML combosLyude Paul
2021-02-12drm/i915/gen9_bc: Introduce HPD pin mappings for TGP PCH + CML combosLyude Paul
2021-02-12i915/perf: Drop the check for report reason in OAUmesh Nerlige Ramappa
2021-02-12drm/i915/debugfs: HDCP capability enc NULL checkAnshuman Gupta
2021-02-11drm/i915/display: fix comment on skl strapsLucas De Marchi
2021-02-11drm/i915/gen9_bc: Introduce TGP PCH DDC pin mappingsLyude Paul
2021-02-11drm/i915/gen9_bc: Recognize TGP PCH + CML combosLyude Paul
2021-02-11drm/i915/display: Handle lane polarity for DDI portUma Shankar
2021-02-10drm/i915/display: Add DDR5 and LPDDR5 BW buddy page entriesJosé Roberto de Souza
2021-02-10drm/i915: Warn when releasing a frontbuffer while in useVille Syrjälä
2021-02-10drm/i915: Fix overlay frontbuffer trackingVille Syrjälä
2021-02-10drm/i915: Disallow plane x+w>stride on ilk+ with X-tilingVille Syrjälä
2021-02-09drm/i915/tgl+: Make sure TypeC FIA is powered up when initializing itImre Deak
2021-02-09i915/perf: Add additional OA formats for gen12Umesh Nerlige Ramappa
2021-02-09i915/perf: Move OA formats to single arrayUmesh Nerlige Ramappa
2021-02-09i915/perf: Store a mask of valid OA formats for a platformUmesh Nerlige Ramappa
2021-02-08drm/i915/rkl: Remove require_force_probe protectionTejas Upadhyay
2021-02-08drm/i915: Fix HAS_LSPCON macro for platforms between GEN9 and GEN10Ankit Nautiyal
2021-02-08drm/i915: refactor skylake scaler code into new file.Dave Airlie
2021-02-08drm/i915: migrate i9xx plane get configDave Airlie
generated by cgit v1.2.3 (git 2.39.1) at 2025-07-30 01:26:39 +0000