diff options
| author | William Qiu <william.qiu@starfivetech.com> | 2023-09-22 14:28:34 +0800 |
|---|---|---|
| committer | Greg Kroah-Hartman <gregkh@linuxfoundation.org> | 2024-09-18 19:24:10 +0200 |
| commit | bd9c3c2d7e44ee896e6248d3acffe8d0f43b27c2 (patch) | |
| tree | 34fcdfdfcae4582249bfdab0c355c3075f678095 /tools/perf/scripts/python/check-perf-trace.py | |
| parent | e43364f578cdc2f8083abbc0cb743ea55e827c29 (diff) | |
riscv: dts: starfive: add assigned-clock* to limit frquency
commit af571133f7ae028ec9b5fdab78f483af13bf28d3 upstream.
In JH7110 SoC, we need to go by-pass mode, so we need add the
assigned-clock* properties to limit clock frquency.
Signed-off-by: William Qiu <william.qiu@starfivetech.com>
Reviewed-by: Emil Renner Berthing <emil.renner.berthing@canonical.com>
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Signed-off-by: WangYuli <wangyuli@uniontech.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Diffstat (limited to 'tools/perf/scripts/python/check-perf-trace.py')
0 files changed, 0 insertions, 0 deletions