summaryrefslogtreecommitdiff
path: root/ChangeLog
diff options
context:
space:
mode:
authorIgor Zamyatin <igor.zamyatin@intel.com>2014-04-16 14:43:16 -0700
committerH.J. Lu <hjl.tools@gmail.com>2014-04-16 14:46:49 -0700
commitea8ba7cd14d0f479bae8365ae5c4ef177bdd0aad (patch)
treeaa6c46df56a9ac7567b3bcfa3db37f55ac7b3775 /ChangeLog
parent3c799e913168a84197c08e62d47be666329308e0 (diff)
Save/restore bound registers for _dl_runtime_profile
This patch saves and restores bound registers in x86-64 PLT for ld.so profile and LD_AUDIT: * sysdeps/x86_64/bits/link.h (La_x86_64_regs): Add lr_bnd. (La_x86_64_retval): Add lrv_bnd0 and lrv_bnd1. * sysdeps/x86_64/dl-trampoline.S (_dl_runtime_profile): Save Intel MPX bound registers before _dl_profile_fixup. * sysdeps/x86_64/dl-trampoline.h: Restore Intel MPX bound registers after _dl_profile_fixup. Save and restore bound registers bnd0/bnd1 when calling _dl_call_pltexit. * sysdeps/x86_64/link-defines.sym (BND_SIZE): New. (LR_BND_OFFSET): Likewise. (LRV_BND0_OFFSET): Likewise. (LRV_BND1_OFFSET): Likewise.
Diffstat (limited to 'ChangeLog')
-rw-r--r--ChangeLog14
1 files changed, 14 insertions, 0 deletions
diff --git a/ChangeLog b/ChangeLog
index 722770992e..5efa3caee4 100644
--- a/ChangeLog
+++ b/ChangeLog
@@ -1,3 +1,17 @@
+2014-04-16 Igor Zamyatin <igor.zamyatin@intel.com>
+
+ * sysdeps/x86_64/bits/link.h (La_x86_64_regs): Add lr_bnd.
+ (La_x86_64_retval): Add lrv_bnd0 and lrv_bnd1.
+ * sysdeps/x86_64/dl-trampoline.S (_dl_runtime_profile): Save
+ Intel MPX bound registers before _dl_profile_fixup.
+ * sysdeps/x86_64/dl-trampoline.h: Restore Intel MPX bound
+ registers after _dl_profile_fixup. Save and restore bound
+ registers bnd0/bnd1 when calling _dl_call_pltexit.
+ * sysdeps/x86_64/link-defines.sym (BND_SIZE): New.
+ (LR_BND_OFFSET): Likewise.
+ (LRV_BND0_OFFSET): Likewise.
+ (LRV_BND1_OFFSET): Likewise.
+
2014-04-16 Samuel Thibault <samuel.thibault@ens-lyon.org>
* sysdeps/mach/hurd/tls.h (dtv, dtv_t, tcbhead_t): Move declarations